JPH04505978A - 高速収束係数判定のための方法および装置 - Google Patents

高速収束係数判定のための方法および装置

Info

Publication number
JPH04505978A
JPH04505978A JP3501946A JP50194690A JPH04505978A JP H04505978 A JPH04505978 A JP H04505978A JP 3501946 A JP3501946 A JP 3501946A JP 50194690 A JP50194690 A JP 50194690A JP H04505978 A JPH04505978 A JP H04505978A
Authority
JP
Japan
Prior art keywords
value
binary
determination
convergence
judgment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3501946A
Other languages
English (en)
Japanese (ja)
Inventor
リンズレイ,ブレット・ルイス
Original Assignee
モトローラ・インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by モトローラ・インコーポレイテッド filed Critical モトローラ・インコーポレイテッド
Publication of JPH04505978A publication Critical patent/JPH04505978A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/535Dividing only
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/552Powers or roots, e.g. Pythagorean sums
    • G06F7/5525Roots or inverse roots of single operands
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/535Indexing scheme relating to groups G06F7/535 - G06F7/5375
    • G06F2207/5355Using iterative approximation not using digit recurrence, e.g. Newton Raphson or Goldschmidt
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487Multiplying; Dividing
    • G06F7/4873Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP3501946A 1989-12-29 1990-12-03 高速収束係数判定のための方法および装置 Pending JPH04505978A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45891589A 1989-12-29 1989-12-29
US458,915 1989-12-29

Publications (1)

Publication Number Publication Date
JPH04505978A true JPH04505978A (ja) 1992-10-15

Family

ID=23822608

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3501946A Pending JPH04505978A (ja) 1989-12-29 1990-12-03 高速収束係数判定のための方法および装置

Country Status (5)

Country Link
EP (1) EP0461230A4 (ko)
JP (1) JPH04505978A (ko)
KR (1) KR940008610B1 (ko)
CA (1) CA2050353C (ko)
WO (1) WO1991010188A1 (ko)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4878190A (en) * 1988-01-29 1989-10-31 Texas Instruments Incorporated Floating point/integer processor with divide and square root functions
US4949296A (en) * 1988-05-18 1990-08-14 Harris Corporation Method and apparatus for computing square roots of binary numbers
US5157624A (en) * 1990-12-13 1992-10-20 Micron Technology, Inc. Machine method to perform newton iterations for reciprocal square roots

Also Published As

Publication number Publication date
CA2050353C (en) 1994-08-30
KR940008610B1 (ko) 1994-09-24
EP0461230A4 (en) 1993-08-18
CA2050353A1 (en) 1991-06-30
KR920701901A (ko) 1992-08-12
WO1991010188A1 (en) 1991-07-11
EP0461230A1 (en) 1991-12-18

Similar Documents

Publication Publication Date Title
US4969118A (en) Floating point unit for calculating A=XY+Z having simultaneous multiply and add
JP2018124681A (ja) 演算処理装置、情報処理装置、方法、およびプログラム
US5671170A (en) Method and apparatus for correctly rounding results of division and square root computations
JPH02294819A (ja) 浮動小数点数演算処理装置
JP2019148972A (ja) 演算処理装置、情報処理装置、情報処理方法、およびプログラム
Arnold et al. Redundant logarithmic arithmetic
US10579338B2 (en) Apparatus and method for processing input operand values
US5132925A (en) Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction
JPH0145649B2 (ko)
JPH09212337A (ja) 浮動小数点演算処理装置
WO1999066423A1 (fr) Dispositif pour calcul de donnees
US6912559B1 (en) System and method for improving the accuracy of reciprocal square root operations performed by a floating-point unit
JP2822399B2 (ja) 対数関数演算装置
JPH0687218B2 (ja) 浮動小数点数演算処理装置及び除数倍数生成装置
US20040083255A1 (en) Apparatus and method for performing operations implemented by iterative execution of a recurrence equation
TW202333041A (zh) 執行浮點運算的系統及方法
JPH04505978A (ja) 高速収束係数判定のための方法および装置
US20210216867A1 (en) Information processing apparatus, neural network computation program, and neural network computation method
CN114385112A (zh) 处理模数乘法的装置及方法
JPH09128213A (ja) ブロックフローティング処理システムおよび方法
Deller et al. Implementing the optimal bounding ellipsoid algorithm on a fast processor
US5305247A (en) Method and processor for high-speed convergence factor determination
JP2020190894A (ja) 演算処理装置、プログラム、及び演算処理装置の制御方法
JP2020067897A (ja) 演算処理装置、学習プログラム及び学習方法
CN117827145B (zh) 浮点运算装置及其处理方法、信息处理系统、硬件加速器