CA2050353C - Method and processor for high-speed convergence factor determination - Google Patents

Method and processor for high-speed convergence factor determination

Info

Publication number
CA2050353C
CA2050353C CA002050353A CA2050353A CA2050353C CA 2050353 C CA2050353 C CA 2050353C CA 002050353 A CA002050353 A CA 002050353A CA 2050353 A CA2050353 A CA 2050353A CA 2050353 C CA2050353 C CA 2050353C
Authority
CA
Canada
Prior art keywords
determination
binary
value
selecting
determining
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002050353A
Other languages
English (en)
French (fr)
Other versions
CA2050353A1 (en
Inventor
Brett Louis Lindsley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of CA2050353A1 publication Critical patent/CA2050353A1/en
Application granted granted Critical
Publication of CA2050353C publication Critical patent/CA2050353C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/535Dividing only
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/552Powers or roots, e.g. Pythagorean sums
    • G06F7/5525Roots or inverse roots of single operands
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/535Indexing scheme relating to groups G06F7/535 - G06F7/5375
    • G06F2207/5355Using iterative approximation not using digit recurrence, e.g. Newton Raphson or Goldschmidt
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487Multiplying; Dividing
    • G06F7/4873Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
CA002050353A 1989-12-29 1990-12-03 Method and processor for high-speed convergence factor determination Expired - Fee Related CA2050353C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45891589A 1989-12-29 1989-12-29
US458,915 1989-12-29

Publications (2)

Publication Number Publication Date
CA2050353A1 CA2050353A1 (en) 1991-06-30
CA2050353C true CA2050353C (en) 1994-08-30

Family

ID=23822608

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002050353A Expired - Fee Related CA2050353C (en) 1989-12-29 1990-12-03 Method and processor for high-speed convergence factor determination

Country Status (5)

Country Link
EP (1) EP0461230A4 (ko)
JP (1) JPH04505978A (ko)
KR (1) KR940008610B1 (ko)
CA (1) CA2050353C (ko)
WO (1) WO1991010188A1 (ko)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4878190A (en) * 1988-01-29 1989-10-31 Texas Instruments Incorporated Floating point/integer processor with divide and square root functions
US4949296A (en) * 1988-05-18 1990-08-14 Harris Corporation Method and apparatus for computing square roots of binary numbers
US5157624A (en) * 1990-12-13 1992-10-20 Micron Technology, Inc. Machine method to perform newton iterations for reciprocal square roots

Also Published As

Publication number Publication date
KR940008610B1 (ko) 1994-09-24
EP0461230A4 (en) 1993-08-18
JPH04505978A (ja) 1992-10-15
CA2050353A1 (en) 1991-06-30
KR920701901A (ko) 1992-08-12
WO1991010188A1 (en) 1991-07-11
EP0461230A1 (en) 1991-12-18

Similar Documents

Publication Publication Date Title
US5631859A (en) Floating point arithmetic unit having logic for quad precision arithmetic
US6163791A (en) High accuracy estimates of elementary functions
KR100242274B1 (ko) 제산 및 제곱근 계산 기능을 갖고 있는 부동 소숫점/정수 프로세서
EP0351242B1 (en) Floating point arithmetic units
US4926370A (en) Method and apparatus for processing postnormalization and rounding in parallel
JPH02196328A (ja) 浮動小数点演算装置
US5452241A (en) System for optimizing argument reduction
KR20080055985A (ko) 선택가능 준정밀도를 가진 부동―소수점 프로세서
KR20120053343A (ko) 부동 소수점의 복합 연산장치 및 그 연산방법
JPH01112332A (ja) 乗算及び算術論理演算機能を組合わせて使用する浮動小数点ユニット
US8060551B2 (en) Method and apparatus for integer division
US20230092574A1 (en) Single-cycle kulisch accumulator
US5548545A (en) Floating point exception prediction for compound operations and variable precision using an intermediate exponent bus
US4928259A (en) Sticky bit predictor for floating-point multiplication
US20100125621A1 (en) Arithmetic processing device and methods thereof
JPH03171324A (ja) オペランドの平方根を計算する回路及び方法
US8019805B1 (en) Apparatus and method for multiple pass extended precision floating point multiplication
US5260889A (en) Computation of sticky-bit in parallel with partial products in a floating point multiplier unit
USH1222H (en) Apparatus for determining sticky bit value in arithmetic operations
US6912559B1 (en) System and method for improving the accuracy of reciprocal square root operations performed by a floating-point unit
US4996660A (en) Selection of divisor multipliers in a floating point divide circuit
CA2050353C (en) Method and processor for high-speed convergence factor determination
US5305247A (en) Method and processor for high-speed convergence factor determination
KR20140138053A (ko) 특히 함수 모델을 순수 하드웨어에 기초하여 연산하기 위한 함수 모델 유닛 내에서 사용하기 위한 fma 유닛
JP2645422B2 (ja) 浮動小数点演算処理装置

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed