JPH0441873B2 - - Google Patents

Info

Publication number
JPH0441873B2
JPH0441873B2 JP24749985A JP24749985A JPH0441873B2 JP H0441873 B2 JPH0441873 B2 JP H0441873B2 JP 24749985 A JP24749985 A JP 24749985A JP 24749985 A JP24749985 A JP 24749985A JP H0441873 B2 JPH0441873 B2 JP H0441873B2
Authority
JP
Japan
Prior art keywords
flop
type flip
shift
output
generation circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP24749985A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62107596A (ja
Inventor
Shuji Yoshimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP24749985A priority Critical patent/JPS62107596A/ja
Publication of JPS62107596A publication Critical patent/JPS62107596A/ja
Publication of JPH0441873B2 publication Critical patent/JPH0441873B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Monitoring And Testing Of Exchanges (AREA)
  • Manipulation Of Pulses (AREA)
JP24749985A 1985-11-05 1985-11-05 パルスチエツク回路 Granted JPS62107596A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24749985A JPS62107596A (ja) 1985-11-05 1985-11-05 パルスチエツク回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24749985A JPS62107596A (ja) 1985-11-05 1985-11-05 パルスチエツク回路

Publications (2)

Publication Number Publication Date
JPS62107596A JPS62107596A (ja) 1987-05-18
JPH0441873B2 true JPH0441873B2 (https=) 1992-07-09

Family

ID=17164373

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24749985A Granted JPS62107596A (ja) 1985-11-05 1985-11-05 パルスチエツク回路

Country Status (1)

Country Link
JP (1) JPS62107596A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08321359A (ja) * 1995-05-24 1996-12-03 Nec Corp 高周波コネクタ実装構造

Also Published As

Publication number Publication date
JPS62107596A (ja) 1987-05-18

Similar Documents

Publication Publication Date Title
US4213201A (en) Modular time division switching system
JPS5912666Y2 (ja) デ−タ通信システム
GB2186762A (en) Communications switching system
JPH04229748A (ja) メッセージパケットの経路選択方法および回路装置
US7457285B1 (en) TDM switching system and ASIC device
US5371740A (en) Method for data transmission over an internal bus of a workstation, apparatus with an internal bus for implementing the method, and an adapter circuit for the internal bus
US5224124A (en) Data transmission system
JPS62122399A (ja) 分散制御形電子交換システム
US5289465A (en) Method for data transmission over an internal bus of a workstation apparatus with an internal bus for implementing the method, and an adapter circuit for the internal bus
JPH0441873B2 (https=)
JPH06168218A (ja) マルチプロセッサシステム
JPH0366879B2 (https=)
JP2690589B2 (ja) メモリスイッチ監視方式
JPH088571B2 (ja) ネットワークの制御方法
JPS63156465A (ja) 時間スイツチ回路のデ−タ格納域監視方式
JP2788250B2 (ja) ディジタル信号交換器及びディジタル信号交換器の選択モジュール
EP0461816B1 (en) Communication network node used for network interconnection
JP3046118B2 (ja) 時分割通話路方式
SU1166126A2 (ru) Устройство дл сопр жени
JPH0298300A (ja) マルチチャンネルコントローラ
EP0551648A2 (en) Method of, system and board for testing an electronic equipment, particularly a telecommunication equipment
JPS6285596A (ja) 時分割スイツチ
JPS5814640A (ja) デ−タ交換機における信号受信方式
JPS60209864A (ja) デ−タ伝送用回路装置
JPH0476147B2 (https=)