JPS62107596A - パルスチエツク回路 - Google Patents

パルスチエツク回路

Info

Publication number
JPS62107596A
JPS62107596A JP24749985A JP24749985A JPS62107596A JP S62107596 A JPS62107596 A JP S62107596A JP 24749985 A JP24749985 A JP 24749985A JP 24749985 A JP24749985 A JP 24749985A JP S62107596 A JPS62107596 A JP S62107596A
Authority
JP
Japan
Prior art keywords
output
shift
pulse
pulses
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24749985A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0441873B2 (https=
Inventor
Shuji Yoshimura
吉村　修二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP24749985A priority Critical patent/JPS62107596A/ja
Publication of JPS62107596A publication Critical patent/JPS62107596A/ja
Publication of JPH0441873B2 publication Critical patent/JPH0441873B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Monitoring And Testing Of Exchanges (AREA)
  • Manipulation Of Pulses (AREA)
JP24749985A 1985-11-05 1985-11-05 パルスチエツク回路 Granted JPS62107596A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24749985A JPS62107596A (ja) 1985-11-05 1985-11-05 パルスチエツク回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24749985A JPS62107596A (ja) 1985-11-05 1985-11-05 パルスチエツク回路

Publications (2)

Publication Number Publication Date
JPS62107596A true JPS62107596A (ja) 1987-05-18
JPH0441873B2 JPH0441873B2 (https=) 1992-07-09

Family

ID=17164373

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24749985A Granted JPS62107596A (ja) 1985-11-05 1985-11-05 パルスチエツク回路

Country Status (1)

Country Link
JP (1) JPS62107596A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08321359A (ja) * 1995-05-24 1996-12-03 Nec Corp 高周波コネクタ実装構造

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08321359A (ja) * 1995-05-24 1996-12-03 Nec Corp 高周波コネクタ実装構造

Also Published As

Publication number Publication date
JPH0441873B2 (https=) 1992-07-09

Similar Documents

Publication Publication Date Title
JPS5912666Y2 (ja) デ−タ通信システム
JPS618785A (ja) 記憶装置アクセス制御方式
JPH04229749A (ja) メッセージパケットの経路選択方法および回路装置
JPH01310433A (ja) 倍密度走査用ラインメモリ
US2985865A (en) Circuit arrangement for controlling a buffer storage
JPS6247008B2 (https=)
JPH04229748A (ja) メッセージパケットの経路選択方法および回路装置
US4512012A (en) Time-switch circuit
JPS61108286A (ja) 時分割情報伝送装置
JPH04234247A (ja) Ａｔｍ交換装置による通信セルの受け入れ、伝達方法および回路装置
JPS62107596A (ja) パルスチエツク回路
EP0154371A2 (en) Telecommunication switching system
JPS61114694A (ja) 多段空間スイツチングネツトワークを制御する方法
US3453607A (en) Digital communications system for reducing the number of memory cycles
JP2613963B2 (ja) データ入出力装置
JP2788250B2 (ja) ディジタル信号交換器及びディジタル信号交換器の選択モジュール
JP3416246B2 (ja) 画像処理装置
JPH02156380A (ja) メモリ装置
SU851391A1 (ru) Адаптер канал-канал
JPS61114695A (ja) 多段空間スイツチングネツトワーク用制御装置
SU1444787A1 (ru) Устройство дл сопр жени канала передачи данных с магистралью
JPH0298300A (ja) マルチチャンネルコントローラ
JPS61213934A (ja) シフトパス回路
JPS6362011B2 (https=)
JPS63221045A (ja) 千鳥ヘツド用デ−タ生成回路