JPH0439784B2 - - Google Patents

Info

Publication number
JPH0439784B2
JPH0439784B2 JP59500432A JP50043284A JPH0439784B2 JP H0439784 B2 JPH0439784 B2 JP H0439784B2 JP 59500432 A JP59500432 A JP 59500432A JP 50043284 A JP50043284 A JP 50043284A JP H0439784 B2 JPH0439784 B2 JP H0439784B2
Authority
JP
Japan
Prior art keywords
substrate
channel transistor
voltage
power supply
bias voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59500432A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60500433A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS60500433A publication Critical patent/JPS60500433A/ja
Publication of JPH0439784B2 publication Critical patent/JPH0439784B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/205—Substrate bias-voltage generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
JP59500432A 1983-02-07 1983-12-15 基板バイアス制御回路および方法 Granted JPS60500433A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US464163 1983-02-07
US06/464,163 US4473758A (en) 1983-02-07 1983-02-07 Substrate bias control circuit and method

Publications (2)

Publication Number Publication Date
JPS60500433A JPS60500433A (ja) 1985-03-28
JPH0439784B2 true JPH0439784B2 (enExample) 1992-06-30

Family

ID=23842803

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59500432A Granted JPS60500433A (ja) 1983-02-07 1983-12-15 基板バイアス制御回路および方法

Country Status (7)

Country Link
US (1) US4473758A (enExample)
EP (1) EP0135504B1 (enExample)
JP (1) JPS60500433A (enExample)
KR (1) KR840008097A (enExample)
CA (1) CA1197574A (enExample)
DE (1) DE3381162D1 (enExample)
WO (1) WO1984003185A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012043350A1 (ja) * 2010-10-01 2012-04-05 中央精機株式会社 車両用ホイールおよび車両用ホイールの製造方法

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4571505A (en) * 1983-11-16 1986-02-18 Inmos Corporation Method and apparatus of reducing latch-up susceptibility in CMOS integrated circuits
US4556804A (en) * 1983-11-17 1985-12-03 Motorola, Inc. Power multiplexer switch and method
US4631421A (en) * 1984-08-14 1986-12-23 Texas Instruments CMOS substrate bias generator
US4686388A (en) * 1985-03-12 1987-08-11 Pitney Bowes Inc. Integrated circuit substrate bias selection circuit
GB2174540B (en) * 1985-05-02 1989-02-15 Texas Instruments Ltd Intergrated circuits
US4670668A (en) * 1985-05-09 1987-06-02 Advanced Micro Devices, Inc. Substrate bias generator with power supply control means to sequence application of bias and power to prevent CMOS SCR latch-up
EP0217065B1 (de) * 1985-08-26 1991-09-18 Siemens Aktiengesellschaft Integrierte Schaltung in komplementärer Schaltungstechnik mit einem Substratvorspannungs-Generator
US4661979A (en) * 1985-09-24 1987-04-28 Northern Telecom Limited Fault protection for integrated subscriber line interface circuits
US4791316A (en) * 1986-09-26 1988-12-13 Siemens Aktiengesellschaft Latch-up protection circuit for integrated circuits using complementary MOS circuit technology
US4791317A (en) * 1986-09-26 1988-12-13 Siemens Aktiengesellschaft Latch-up protection circuit for integrated circuits using complementary mos circuit technology
US5272393A (en) * 1987-11-24 1993-12-21 Hitachi, Ltd. Voltage converter of semiconductor device
JPH0783254B2 (ja) * 1989-03-22 1995-09-06 株式会社東芝 半導体集積回路
US5162675A (en) * 1989-04-14 1992-11-10 Digital Communications Associates, Inc. Dual personal computer architecture peripheral adapter board and circuit
EP0520125B1 (en) * 1991-06-27 1997-08-20 Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe Switching circuit for connecting a first circuit node to a second or to a third circuit node according to the latter's potential, for controlling the potential of an insulation region of an integrated circuit according to the substrate's potential
US5313111A (en) * 1992-02-28 1994-05-17 Texas Instruments Incorporated Substrate slew circuit providing reduced electron injection
EP0587931B1 (de) * 1992-09-16 1996-06-26 Siemens Aktiengesellschaft CMOS-Pufferschaltung
JP2978346B2 (ja) * 1992-11-30 1999-11-15 三菱電機株式会社 半導体集積回路装置の入力回路
JPH0778481A (ja) * 1993-04-30 1995-03-20 Sgs Thomson Microelectron Inc ダイレクトカレント和バンドギャップ電圧比較器
US5406140A (en) * 1993-06-07 1995-04-11 National Semiconductor Corporation Voltage translation and overvoltage protection
US5694075A (en) * 1994-12-30 1997-12-02 Maxim Integrated Products Substrate clamp for non-isolated integrated circuits
JP3533306B2 (ja) * 1996-04-02 2004-05-31 株式会社東芝 半導体集積回路装置
US6198339B1 (en) * 1996-09-17 2001-03-06 International Business Machines Corporation CVF current reference with standby mode
US5767733A (en) * 1996-09-20 1998-06-16 Integrated Device Technology, Inc. Biasing circuit for reducing body effect in a bi-directional field effect transistor
US5883544A (en) * 1996-12-03 1999-03-16 Stmicroelectronics, Inc. Integrated circuit actively biasing the threshold voltage of transistors and related methods
US6163044A (en) 1998-02-18 2000-12-19 Micron Technology, Inc. Method and circuit for lowering standby current in an integrated circuit
US6859074B2 (en) * 2001-01-09 2005-02-22 Broadcom Corporation I/O circuit using low voltage transistors which can tolerate high voltages even when power supplies are powered off
DE60239447D1 (de) * 2001-01-09 2011-04-28 Broadcom Corp Submikrometer-eingangs/ausgangsschaltung mit hoher eingangsspannungsverträglichkeit
SE520306C2 (sv) * 2001-01-31 2003-06-24 Ericsson Telefon Ab L M Regulator för en halvledarkrets
US7138836B2 (en) * 2001-12-03 2006-11-21 Broadcom Corporation Hot carrier injection suppression circuit
KR100428792B1 (ko) * 2002-04-30 2004-04-28 삼성전자주식회사 패드의 언더슈트 또는 오버슈트되는 입력 전압에 안정적인전압 측정장치
US8130030B2 (en) * 2009-10-31 2012-03-06 Lsi Corporation Interfacing between differing voltage level requirements in an integrated circuit system
US20110102046A1 (en) * 2009-10-31 2011-05-05 Pankaj Kumar Interfacing between differing voltage level requirements in an integrated circuit system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4044373A (en) * 1967-11-13 1977-08-23 Hitachi, Ltd. IGFET with gate protection diode and antiparasitic isolation means
US3947727A (en) * 1974-12-10 1976-03-30 Rca Corporation Protection circuit for insulated-gate field-effect transistors
US4049980A (en) * 1976-04-26 1977-09-20 Hewlett-Packard Company IGFET threshold voltage compensator
US4066918A (en) * 1976-09-30 1978-01-03 Rca Corporation Protection circuitry for insulated-gate field-effect transistor (IGFET) circuits
US4260909A (en) * 1978-08-30 1981-04-07 Bell Telephone Laboratories, Incorporated Back gate bias voltage generator circuit
US4264941A (en) * 1979-02-14 1981-04-28 National Semiconductor Corporation Protective circuit for insulated gate field effect transistor integrated circuits
JPS59121971A (ja) * 1982-12-23 1984-07-14 モトロ−ラ・インコ−ポレ−テツド 基準化ｃｍｏｓデバイス用入力保護回路およびバイアス方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012043350A1 (ja) * 2010-10-01 2012-04-05 中央精機株式会社 車両用ホイールおよび車両用ホイールの製造方法

Also Published As

Publication number Publication date
EP0135504A1 (en) 1985-04-03
CA1197574A (en) 1985-12-03
EP0135504A4 (en) 1986-09-24
JPS60500433A (ja) 1985-03-28
DE3381162D1 (de) 1990-03-01
KR840008097A (ko) 1984-12-12
US4473758A (en) 1984-09-25
EP0135504B1 (en) 1990-01-24
WO1984003185A1 (en) 1984-08-16

Similar Documents

Publication Publication Date Title
JPH0439784B2 (enExample)
KR960003374B1 (ko) 반도체 집적 회로 장치
US6208171B1 (en) Semiconductor integrated circuit device with low power consumption and simple manufacturing steps
US5574389A (en) CMOS 3.3 volt output buffer with 5 volt protection
US5973552A (en) Power savings technique in solid state integrated circuits
KR960003226B1 (ko) 입출력 버퍼회로
KR19990067849A (ko) 허용 전압 출력 버퍼
US5635860A (en) Overvoltage-tolerant self-biasing CMOS output buffer
US7486127B2 (en) Transistor switch with integral body connection to prevent latchup
JPH05136685A (ja) レベル変換回路
US5894230A (en) Modified keeper half-latch receiver circuit
US5966035A (en) High voltage tolerable input buffer
US5432462A (en) Input buffer circuit having sleep mode and bus hold function
US6064223A (en) Low leakage circuit configuration for MOSFET circuits
JPH09307426A (ja) Ｃｍｏｓ集積回路用保護回路
KR100382093B1 (ko) 출력회로
US6097229A (en) Bus-hold circuit having low leakage when power is off
JP3198225B2 (ja) 低電圧出力回路
JPH1032481A (ja) 論理回路
JPH1050932A (ja) 半導体装置
US6269042B1 (en) I/O circuit of semiconductor integrated device
GB2334391A (en) CMOS standby current reduction
JP2765439B2 (ja) Ｃｍｏｓ出力回路及びそれを用いた半導体集積回路
JP3693049B2 (ja) 半導体集積回路
JPH09298459A (ja) Ｃｍｏｓ集積回路用保護回路