JPH0437447B2 - - Google Patents

Info

Publication number
JPH0437447B2
JPH0437447B2 JP58099147A JP9914783A JPH0437447B2 JP H0437447 B2 JPH0437447 B2 JP H0437447B2 JP 58099147 A JP58099147 A JP 58099147A JP 9914783 A JP9914783 A JP 9914783A JP H0437447 B2 JPH0437447 B2 JP H0437447B2
Authority
JP
Japan
Prior art keywords
output
logic gate
input
bus
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58099147A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59225422A (ja
Inventor
Hiroaki Suzuki
Tadahiro Kuroda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58099147A priority Critical patent/JPS59225422A/ja
Publication of JPS59225422A publication Critical patent/JPS59225422A/ja
Publication of JPH0437447B2 publication Critical patent/JPH0437447B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
  • Logic Circuits (AREA)
  • Small-Scale Networks (AREA)
JP58099147A 1983-06-03 1983-06-03 双方向性バス・バツフア Granted JPS59225422A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58099147A JPS59225422A (ja) 1983-06-03 1983-06-03 双方向性バス・バツフア

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58099147A JPS59225422A (ja) 1983-06-03 1983-06-03 双方向性バス・バツフア

Publications (2)

Publication Number Publication Date
JPS59225422A JPS59225422A (ja) 1984-12-18
JPH0437447B2 true JPH0437447B2 (enrdf_load_stackoverflow) 1992-06-19

Family

ID=14239577

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58099147A Granted JPS59225422A (ja) 1983-06-03 1983-06-03 双方向性バス・バツフア

Country Status (1)

Country Link
JP (1) JPS59225422A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11349522B2 (en) 2018-08-17 2022-05-31 Keio University Communication circuit and communication meihod

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60223217A (ja) * 1984-04-19 1985-11-07 Mitsubishi Electric Corp ダイナミツクバス回路
JPS60223218A (ja) * 1984-04-19 1985-11-07 Mitsubishi Electric Corp ダイナミツクバス回路
JPS61208251A (ja) * 1985-03-12 1986-09-16 Matsushita Electronics Corp 集積回路装置
JPS62287711A (ja) * 1986-06-05 1987-12-14 Nec Corp バツフア装置
JPS63128813A (ja) * 1986-11-18 1988-06-01 Nec Corp 半導体集積回路装置
JPS63209218A (ja) * 1987-02-25 1988-08-30 Nec Corp 双方向性インタ−フエイス回路
US9030232B2 (en) * 2012-04-13 2015-05-12 Semiconductor Energy Laboratory Co., Ltd. Isolator circuit and semiconductor device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5592057A (en) * 1978-12-29 1980-07-12 Fujitsu Ltd Circuit for extending two-way transmission path

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11349522B2 (en) 2018-08-17 2022-05-31 Keio University Communication circuit and communication meihod

Also Published As

Publication number Publication date
JPS59225422A (ja) 1984-12-18

Similar Documents

Publication Publication Date Title
US5867049A (en) Zero setup time flip flop
US4728822A (en) Data processing system with improved output function
US3971960A (en) Flip-flop false output rejection circuit
US5760612A (en) Inertial delay circuit for eliminating glitches on a signal line
JPH0437447B2 (enrdf_load_stackoverflow)
US20070240094A1 (en) Partially gated mux-latch keeper
CA1281088C (en) Dynamic cmos current surge control
KR20020088068A (ko) 고 저항 또는 고 캐패시턴스 양방향 신호 라인을 위한 풀스윙 전압 입력/풀 스윙 전압 출력 양방향 리피터 및 그방법
US6690221B1 (en) Method and apparatus to delay signal latching
JPH11205140A (ja) アナログデジタル変換器及びレベルシフタ
US5793672A (en) Low power register memory element circuits
JP3120492B2 (ja) 半導体集積回路
US5880606A (en) Programmable driver circuit for multi-source buses
US6144612A (en) Address decoder for a synchronous type memory capable of preventing multi-wordline selection
JP2002139545A (ja) スキャンパス回路
EP0138126A2 (en) Logic circuit with low power structure
JP2735268B2 (ja) Ｌｓｉの出力バッファ
KR0141803B1 (ko) 멀티플렉서-래치
JPH0311437B2 (enrdf_load_stackoverflow)
JPH02125356A (ja) 双方向性バッファ回路
JP2639316B2 (ja) バスドライブシステム
KR100245080B1 (ko) 디 플립-플롭 회로
KR920008260B1 (ko) 3-상태(tri-state) 방지용 논리회로
KR0146531B1 (ko) 반도체 메모리장치
KR880000912Y1 (ko) 비동기 펄스 신호의 택일회로