JPH0433067B2 - - Google Patents

Info

Publication number
JPH0433067B2
JPH0433067B2 JP60053814A JP5381485A JPH0433067B2 JP H0433067 B2 JPH0433067 B2 JP H0433067B2 JP 60053814 A JP60053814 A JP 60053814A JP 5381485 A JP5381485 A JP 5381485A JP H0433067 B2 JPH0433067 B2 JP H0433067B2
Authority
JP
Japan
Prior art keywords
cpu
wait
signal
data
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60053814A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61213959A (ja
Inventor
Kinji Tanaka
Minoru Shigematsu
Yoshiki Tanimoto
Minoru Okumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP5381485A priority Critical patent/JPS61213959A/ja
Priority to GB8603846A priority patent/GB2173326B/en
Priority to US06/830,101 priority patent/US4831516A/en
Publication of JPS61213959A publication Critical patent/JPS61213959A/ja
Publication of JPH0433067B2 publication Critical patent/JPH0433067B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP5381485A 1985-03-18 1985-03-18 Ｃｐｕ間デ−タ伝送方式 Granted JPS61213959A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP5381485A JPS61213959A (ja) 1985-03-18 1985-03-18 Ｃｐｕ間デ−タ伝送方式
GB8603846A GB2173326B (en) 1985-03-18 1986-02-17 Data transmission system
US06/830,101 US4831516A (en) 1985-03-18 1986-02-18 Data transmission system between a main CPU board having a wait signal generating latch and a plurality of CPU boards

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5381485A JPS61213959A (ja) 1985-03-18 1985-03-18 Ｃｐｕ間デ−タ伝送方式

Publications (2)

Publication Number Publication Date
JPS61213959A JPS61213959A (ja) 1986-09-22
JPH0433067B2 true JPH0433067B2 (OSRAM) 1992-06-02

Family

ID=12953261

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5381485A Granted JPS61213959A (ja) 1985-03-18 1985-03-18 Ｃｐｕ間デ−タ伝送方式

Country Status (1)

Country Link
JP (1) JPS61213959A (OSRAM)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56108155A (en) * 1980-01-31 1981-08-27 Omron Tateisi Electronics Co Protecting device for microprocessor
JPS5878251A (ja) * 1981-11-04 1983-05-11 Toshiba Corp デ−タ転送システム
JPS59751A (ja) * 1982-06-25 1984-01-05 Hitachi Zosen Corp 電子計算機の故障検出方法

Also Published As

Publication number Publication date
JPS61213959A (ja) 1986-09-22

Similar Documents

Publication Publication Date Title
KR100290944B1 (ko) 복합 유니버설 시리얼 버스 제어기에 인터페이스를 제공하기 위한 장치 및 방법
CA1121068A (en) Microcontroller for disk files
JPS5847050B2 (ja) 入出力割込みシステム
US3214739A (en) Duplex operation of peripheral equipment
CA1208802A (en) Apparatus and method for direct memory to peripheral and peripheral to memory data transfers
JPH0433067B2 (OSRAM)
JPH0460262B2 (OSRAM)
JPS59114603A (ja) シ−ケンスコントロ−ラの他コンピユ−タ装置との結合方式
JPS6126706B2 (OSRAM)
JPH05282244A (ja) 情報処理装置
JP2667285B2 (ja) 割込制御装置
JPS61165168A (ja) 割り込み制御方式
JP3012402B2 (ja) 情報処理システム
KR910003497A (ko) 내부 버스라인 수를 줄인 데이타 처리장치
JPH0470951A (ja) Ｃｐｕ間通信方法及びｃｐｕ間通信回路
JPS6329862A (ja) デ−タ通信システム
JPS5922145A (ja) 割込制御方式
JPH0363098B2 (OSRAM)
JPH0452983B2 (OSRAM)
JPS63280364A (ja) デ−タ転送制御方式
JPH05342154A (ja) バスサイクル延長方式
JPH02730B2 (OSRAM)
JPS6049465A (ja) マイクロコンピユ−タ間のデ−タ転送方法
JPH04301952A (ja) 通信装置
JPH0157376B2 (OSRAM)

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term