JPH0433065B2 - - Google Patents
Info
- Publication number
- JPH0433065B2 JPH0433065B2 JP60141647A JP14164785A JPH0433065B2 JP H0433065 B2 JPH0433065 B2 JP H0433065B2 JP 60141647 A JP60141647 A JP 60141647A JP 14164785 A JP14164785 A JP 14164785A JP H0433065 B2 JPH0433065 B2 JP H0433065B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- signal
- request
- requesting device
- requesting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14164785A JPS623364A (ja) | 1985-06-28 | 1985-06-28 | バス占有制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14164785A JPS623364A (ja) | 1985-06-28 | 1985-06-28 | バス占有制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS623364A JPS623364A (ja) | 1987-01-09 |
JPH0433065B2 true JPH0433065B2 (enrdf_load_stackoverflow) | 1992-06-02 |
Family
ID=15296908
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14164785A Granted JPS623364A (ja) | 1985-06-28 | 1985-06-28 | バス占有制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS623364A (enrdf_load_stackoverflow) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2624989B2 (ja) * | 1988-02-19 | 1997-06-25 | 株式会社日立製作所 | データ転送制御装置 |
CA2021826A1 (en) * | 1989-10-23 | 1991-04-24 | Darryl Edmond Judice | Delay logic for preventing cpu lockout from bus ownership |
JP2624388B2 (ja) * | 1991-04-24 | 1997-06-25 | 松下電子工業株式会社 | Dma装置 |
US6115767A (en) | 1996-03-04 | 2000-09-05 | Matsushita Electric Industrial Co., Ltd. | Apparatus and method of partially transferring data through bus and bus master control device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56166534A (en) * | 1980-05-27 | 1981-12-21 | Mitsubishi Electric Corp | Simultaneous selection preventing circuit |
JPS59223827A (ja) * | 1983-06-03 | 1984-12-15 | Hitachi Micro Comput Eng Ltd | バスア−ビトレ−シヨン回路 |
-
1985
- 1985-06-28 JP JP14164785A patent/JPS623364A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS623364A (ja) | 1987-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4719567A (en) | Method and apparatus for limiting bus utilization | |
JPH06236329A (ja) | デッドロック検出およびマスキング装置 | |
US5473762A (en) | Method and system for pipelining bus requests | |
JPH0433065B2 (enrdf_load_stackoverflow) | ||
JP2908147B2 (ja) | バス制御装置及び方法 | |
JPH03263158A (ja) | 共通バス調停制御方式 | |
JPH0419565B2 (enrdf_load_stackoverflow) | ||
JP2529720B2 (ja) | ダイレクトメモリアクセス装置 | |
JPH0156420B2 (enrdf_load_stackoverflow) | ||
JPS6280753A (ja) | バス制御方式 | |
JP4432268B2 (ja) | バス調停システム及びこのシステムにおけるバスマスタとなる装置の中断処理方法 | |
JP2737179B2 (ja) | バスシステム | |
JPS59231952A (ja) | マルチプロセツサ間通信制御方式 | |
KR940004926B1 (ko) | 버스 리퀘스트 방법 | |
JPH04106651A (ja) | システムバスの制御装置 | |
JPS6160162A (ja) | バス調停方式 | |
JPH05324543A (ja) | バス・アービタ装置 | |
JPH06161951A (ja) | バス制御方式 | |
JPH0338761A (ja) | バス競合整理方式 | |
JPH0353362A (ja) | データ処理システムの階層バス制御装置 | |
JPH0553975A (ja) | バス制御装置 | |
JPH02310759A (ja) | データ転送装置 | |
JPH01180059A (ja) | 情報処理装置 | |
JPS63121965A (ja) | 優先順位判定方式 | |
JPS63231662A (ja) | バス制御回路 |