JPH0432422B2 - - Google Patents
Info
- Publication number
- JPH0432422B2 JPH0432422B2 JP6395784A JP6395784A JPH0432422B2 JP H0432422 B2 JPH0432422 B2 JP H0432422B2 JP 6395784 A JP6395784 A JP 6395784A JP 6395784 A JP6395784 A JP 6395784A JP H0432422 B2 JPH0432422 B2 JP H0432422B2
- Authority
- JP
- Japan
- Prior art keywords
- subprocessor
- clock
- processor
- address
- cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000011068 loading method Methods 0.000 claims description 5
- 238000000034 method Methods 0.000 claims description 4
- 238000004891 communication Methods 0.000 claims description 2
- 230000007704 transition Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 206010016531 fetishism Diseases 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6395784A JPS60205785A (ja) | 1984-03-30 | 1984-03-30 | サブプロセッサシステムへのプログラムロード方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6395784A JPS60205785A (ja) | 1984-03-30 | 1984-03-30 | サブプロセッサシステムへのプログラムロード方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60205785A JPS60205785A (ja) | 1985-10-17 |
| JPH0432422B2 true JPH0432422B2 (de) | 1992-05-29 |
Family
ID=13244300
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6395784A Granted JPS60205785A (ja) | 1984-03-30 | 1984-03-30 | サブプロセッサシステムへのプログラムロード方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60205785A (de) |
-
1984
- 1984-03-30 JP JP6395784A patent/JPS60205785A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60205785A (ja) | 1985-10-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4780819A (en) | Emulator system utilizing a program counter and a latch coupled to an emulator memory for reducing fletch line of instructions stored in the emulator memory | |
| JPS5914840B2 (ja) | 半導体メモリ試験用パタ−ン発生装置 | |
| JPH06103507B2 (ja) | パルス入出力プロセッサ及びそれを用いたマイクロコンピュータ | |
| JPH0346850B2 (de) | ||
| JPH01120660A (ja) | マイクロコンピュータ装置 | |
| JP3987277B2 (ja) | パルス信号生成装置 | |
| KR100321745B1 (ko) | 외부메모리액세스를위한마이크로컨트롤러유닛 | |
| JPS5812613B2 (ja) | 並列デ−タ処理装置 | |
| JPH0432422B2 (de) | ||
| US6370651B1 (en) | Synchronizing user commands to a microcontroller in a memory device | |
| JPS6232812B2 (de) | ||
| JP3043341B2 (ja) | マイクロコンピュータシステム | |
| JPS6146552A (ja) | 情報処理装置 | |
| JP2595992B2 (ja) | 電子楽器 | |
| JPS59189435A (ja) | デ−タ転送制御装置 | |
| JPH0542525Y2 (de) | ||
| JPS5938827A (ja) | マイクロプロセツサｉｐｌ方式 | |
| US5109516A (en) | Sequence controller for controlling next operating state with a short sequence | |
| JPH04255028A (ja) | マイクロプロセッサ | |
| JPH0333934A (ja) | レジスタ退避復帰方式 | |
| JPS6229813B2 (de) | ||
| JPH0221331A (ja) | マイクロコンピュータのプログラム制御方式 | |
| JP2567111B2 (ja) | マイクロプログラム制御装置 | |
| JPS6231382B2 (de) | ||
| JPH11353170A (ja) | フラッシュメモリ制御装置およびフラッシュメモリ制御装置のメモリアクセス方法 |