JPH0426217B2 - - Google Patents

Info

Publication number
JPH0426217B2
JPH0426217B2 JP58146394A JP14639483A JPH0426217B2 JP H0426217 B2 JPH0426217 B2 JP H0426217B2 JP 58146394 A JP58146394 A JP 58146394A JP 14639483 A JP14639483 A JP 14639483A JP H0426217 B2 JPH0426217 B2 JP H0426217B2
Authority
JP
Japan
Prior art keywords
capacitor
recess
insulating film
substrate
sio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58146394A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6038855A (ja
Inventor
Tokuo Kure
Hideo Sunami
Yoshifumi Kawamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58146394A priority Critical patent/JPS6038855A/ja
Publication of JPS6038855A publication Critical patent/JPS6038855A/ja
Publication of JPH0426217B2 publication Critical patent/JPH0426217B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
JP58146394A 1983-08-12 1983-08-12 半導体装置およびその製造方法 Granted JPS6038855A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58146394A JPS6038855A (ja) 1983-08-12 1983-08-12 半導体装置およびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58146394A JPS6038855A (ja) 1983-08-12 1983-08-12 半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
JPS6038855A JPS6038855A (ja) 1985-02-28
JPH0426217B2 true JPH0426217B2 (cg-RX-API-DMAC10.html) 1992-05-06

Family

ID=15406704

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58146394A Granted JPS6038855A (ja) 1983-08-12 1983-08-12 半導体装置およびその製造方法

Country Status (1)

Country Link
JP (1) JPS6038855A (cg-RX-API-DMAC10.html)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61184861A (ja) * 1985-02-12 1986-08-18 Matsushita Electronics Corp 半導体装置
JPS61208256A (ja) * 1985-03-13 1986-09-16 Toshiba Corp 半導体記憶装置
JP2604705B2 (ja) * 1985-04-03 1997-04-30 松下電子工業株式会社 Ｍｏｓキヤパシタの製造方法
JPH01287956A (ja) * 1987-07-10 1989-11-20 Toshiba Corp 半導体記憶装置およびその製造方法
JPH0793378B2 (ja) * 1988-02-26 1995-10-09 株式会社東芝 半導体装置の製造方法
US5422294A (en) * 1993-05-03 1995-06-06 Noble, Jr.; Wendell P. Method of making a trench capacitor field shield with sidewall contact

Also Published As

Publication number Publication date
JPS6038855A (ja) 1985-02-28

Similar Documents

Publication Publication Date Title
KR0165398B1 (ko) 버티칼 트랜지스터의 제조방법
KR920006260B1 (ko) 다이나믹형 반도체기억장치와 그 제조방법
US6544839B1 (en) Semiconductor integrated circuit device and a method of manufacturing the same
US20100197123A1 (en) Method for fabricating semiconductor device
EP0190928A2 (en) Integrated MOS transistor and method of manufacturing it
KR100221115B1 (ko) 반도체 장치의 제조 방법
KR100673673B1 (ko) Ｄｒａｍ 셀 장치 및 그 제조 방법
KR100214917B1 (ko) 반도체 장치 및 그 제조 방법
KR100423765B1 (ko) 종형 트랜지스터를 포함하는 집적 회로 및 그 제조 방법
JPS63228742A (ja) ３次元１トランジスタメモリセル構造とその製法
US5521113A (en) Process for forming a butting contact through a gate electrode
JPH0648719B2 (ja) 半導体記憶装置
US6818505B2 (en) Non-volatile semiconductor memory device and manufacturing method thereof
JPH0426217B2 (cg-RX-API-DMAC10.html)
US6833293B2 (en) Semiconductor device and method for manufacturing the same
US5055904A (en) Semiconductor device
US5962908A (en) Contact regions for narrow trenches in semiconductor devices and method
US6593189B2 (en) Semiconductor memory reducing current consumption and narrow channel effect and method of manufacturing the same
KR0170509B1 (ko) 마스크롬 제조방법
JP3063203B2 (ja) 半導体メモリ及びその製造方法
JPS6237960A (ja) 読み出し専用半導体記憶装置の製造方法
KR0144915B1 (ko) 트렌치를 이용한 반도체 장치 및 그 제조방법
KR930010824B1 (ko) 앤-모스 셀의 고집적 기억소자 제조방법
KR100291813B1 (ko) 선택성장콘택트패드를갖는반도체장치
KR100280526B1 (ko) 반도체 메모리 제조방법