JPH0419575B2 - - Google Patents
Info
- Publication number
- JPH0419575B2 JPH0419575B2 JP60012158A JP1215885A JPH0419575B2 JP H0419575 B2 JPH0419575 B2 JP H0419575B2 JP 60012158 A JP60012158 A JP 60012158A JP 1215885 A JP1215885 A JP 1215885A JP H0419575 B2 JPH0419575 B2 JP H0419575B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- instruction
- vector
- write
- pipeline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60012158A JPS61170830A (ja) | 1985-01-25 | 1985-01-25 | レジスタ参照方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60012158A JPS61170830A (ja) | 1985-01-25 | 1985-01-25 | レジスタ参照方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61170830A JPS61170830A (ja) | 1986-08-01 |
JPH0419575B2 true JPH0419575B2 (enrdf_load_stackoverflow) | 1992-03-30 |
Family
ID=11797647
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60012158A Granted JPS61170830A (ja) | 1985-01-25 | 1985-01-25 | レジスタ参照方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61170830A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0746350B2 (ja) * | 1988-02-15 | 1995-05-17 | 工業技術院長 | ベクトル計算機 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5829549B2 (ja) * | 1980-12-23 | 1983-06-23 | 富士通株式会社 | レジスタ干渉制御方式 |
JPS59154548A (ja) * | 1983-02-22 | 1984-09-03 | Hitachi Ltd | 記憶制御方式 |
-
1985
- 1985-01-25 JP JP60012158A patent/JPS61170830A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61170830A (ja) | 1986-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6889318B1 (en) | Instruction fusion for digital signal processor | |
EP0155211A2 (en) | System for by-pass control in pipeline operation of computer | |
JPH04367936A (ja) | スーパースカラープロセッサ | |
JP2620511B2 (ja) | データ・プロセッサ | |
JP3137117B2 (ja) | 高速処理計算機 | |
JPH0348537B2 (enrdf_load_stackoverflow) | ||
JPH02227730A (ja) | データ処理システム | |
EP0354585A2 (en) | Instruction pipeline microprocessor | |
JPH0743648B2 (ja) | 情報処理装置 | |
US5291615A (en) | Instruction pipeline microprocessor | |
JP2798121B2 (ja) | データ処理装置 | |
JPH0419575B2 (enrdf_load_stackoverflow) | ||
EP0573071A2 (en) | A microprocessor | |
JPH0510694B2 (enrdf_load_stackoverflow) | ||
JPS5890247A (ja) | 情報処理装置のパイプライン制御方式 | |
JP2814683B2 (ja) | 命令処理装置 | |
JP2783285B2 (ja) | 情報処理装置 | |
JPS5896345A (ja) | 階層型演算方式 | |
JP2812610B2 (ja) | パイプライン制御方式 | |
JPH02254541A (ja) | 条件分岐命令の制御方式 | |
JP2576589B2 (ja) | 仮想記憶アクセス制御方式 | |
JPH07219771A (ja) | 命令プロセッサ | |
JPH0228724A (ja) | 分岐命令制御方式 | |
JPH0916399A (ja) | 計算機 | |
JPH0419574B2 (enrdf_load_stackoverflow) |