JPH0412654B2 - - Google Patents
Info
- Publication number
- JPH0412654B2 JPH0412654B2 JP17941082A JP17941082A JPH0412654B2 JP H0412654 B2 JPH0412654 B2 JP H0412654B2 JP 17941082 A JP17941082 A JP 17941082A JP 17941082 A JP17941082 A JP 17941082A JP H0412654 B2 JPH0412654 B2 JP H0412654B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- shift register
- output
- register circuit
- selector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B14/00—Transmission systems not characterised by the medium used for transmission
- H04B14/02—Transmission systems not characterised by the medium used for transmission characterised by the use of pulse modulation
- H04B14/04—Transmission systems not characterised by the medium used for transmission characterised by the use of pulse modulation using pulse code modulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57179410A JPS5967740A (ja) | 1982-10-12 | 1982-10-12 | 符号誤り補償装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57179410A JPS5967740A (ja) | 1982-10-12 | 1982-10-12 | 符号誤り補償装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5967740A JPS5967740A (ja) | 1984-04-17 |
| JPH0412654B2 true JPH0412654B2 (enExample) | 1992-03-05 |
Family
ID=16065373
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57179410A Granted JPS5967740A (ja) | 1982-10-12 | 1982-10-12 | 符号誤り補償装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5967740A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR950002672B1 (ko) * | 1992-04-11 | 1995-03-24 | 삼성전자주식회사 | 음성 데이타 보간회로 |
| US10853004B2 (en) | 2017-04-20 | 2020-12-01 | Hewlett-Packard Development Company, L.P. | Calibrating communication lines |
-
1982
- 1982-10-12 JP JP57179410A patent/JPS5967740A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5967740A (ja) | 1984-04-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6049903A (en) | Digital data error detection and correction system | |
| JPH046289B2 (enExample) | ||
| US4481648A (en) | Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks | |
| JPH0412654B2 (enExample) | ||
| US5285458A (en) | System for suppressing spread of error generated in differential coding | |
| US7170431B2 (en) | Data transmitting circuit and method based on differential value data encoding | |
| US5463714A (en) | Sound data interpolating circuit | |
| US5265105A (en) | Decoding circuit for inhibiting error propagation | |
| JP2900943B2 (ja) | デコーダ | |
| JPH01302946A (ja) | コード・バイオレーション検出回路 | |
| JPS61292434A (ja) | バツフアメモリ | |
| JPH06225273A (ja) | 誤り訂正装置 | |
| CA1250035A (en) | Split-memory echo canceller | |
| JPH07264176A (ja) | フレーム番号付加方式と信号伝送装置 | |
| KR950005612B1 (ko) | 광케이블 텔레비젼(catv)용 전송시스팀의 에러정정 부호회로 | |
| US4731820A (en) | Data transmission system of key telephone system | |
| JPS61126670A (ja) | デイジタル符号誤り補正装置 | |
| JPS6365251B2 (enExample) | ||
| JP2600581B2 (ja) | 符号同期回路 | |
| JP3058997B2 (ja) | ユニポーラ/バイポーラ変換装置 | |
| CA1283726C (en) | Switching arrangement with automatic data alignment over a + 3.5-bit range | |
| KR900007931B1 (ko) | 아나로그/디지탈 변환기의 디지탈 데이타 오차 보정회로 | |
| JP3319287B2 (ja) | プリコーダ | |
| JPS61159841A (ja) | クロツク同期方式 | |
| JPS629400A (ja) | 補間回路 |