JPH0397740U - - Google Patents

Info

Publication number
JPH0397740U
JPH0397740U JP447590U JP447590U JPH0397740U JP H0397740 U JPH0397740 U JP H0397740U JP 447590 U JP447590 U JP 447590U JP 447590 U JP447590 U JP 447590U JP H0397740 U JPH0397740 U JP H0397740U
Authority
JP
Japan
Prior art keywords
signal
dsp
sampling
supplied
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP447590U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP447590U priority Critical patent/JPH0397740U/ja
Publication of JPH0397740U publication Critical patent/JPH0397740U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は考案のタイマ割り込み回路装置におけ
る構成の一実施例を示す論理回路図、第2図は第
1図に示す回路装置の動作を示すタイムチヤート
である。 1……CTR1信号入力端子、2……CTR0
信号入力端子、11……出力ピン、12……割込
レジスタ、13……マスクレジスタ。
FIG. 1 is a logic circuit diagram showing one embodiment of the configuration of the timer interrupt circuit device of the invention, and FIG. 2 is a time chart showing the operation of the circuit device shown in FIG. 1. 1...CTR1 signal input terminal, 2...CTR0
Signal input terminal, 11...output pin, 12...interrupt register, 13...mask register.

Claims (1)

【実用新案登録請求の範囲】 所定周期のEQ信号とDSPの動作モードを制
御するモード信号の内所定のモード信号とが供給
された場合、上記EQ信号に同期してサンプリン
グタイミング信号を送出するサンプリングタイミ
ング信号発生部と、 上記EQ信号が供給され上記サンプリングタイ
ミング信号とは別個に割込信号を発生する割込信
号発生部と、を備えたことを特徴とするDSPの
タイマ割込回路装置。
[Claims for Utility Model Registration] Sampling that sends out a sampling timing signal in synchronization with the EQ signal when an EQ signal with a predetermined period and a predetermined mode signal among the mode signals that control the operation mode of the DSP are supplied. A timer interrupt circuit device for a DSP, comprising: a timing signal generating section; and an interrupt signal generating section to which the EQ signal is supplied and generates an interrupt signal separately from the sampling timing signal.
JP447590U 1990-01-22 1990-01-22 Pending JPH0397740U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP447590U JPH0397740U (en) 1990-01-22 1990-01-22

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP447590U JPH0397740U (en) 1990-01-22 1990-01-22

Publications (1)

Publication Number Publication Date
JPH0397740U true JPH0397740U (en) 1991-10-08

Family

ID=31508218

Family Applications (1)

Application Number Title Priority Date Filing Date
JP447590U Pending JPH0397740U (en) 1990-01-22 1990-01-22

Country Status (1)

Country Link
JP (1) JPH0397740U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5317122B2 (en) * 1974-06-26 1978-06-06
JPS5992621A (en) * 1982-11-19 1984-05-28 Ricoh Co Ltd Sampling method of analog signal

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5317122B2 (en) * 1974-06-26 1978-06-06
JPS5992621A (en) * 1982-11-19 1984-05-28 Ricoh Co Ltd Sampling method of analog signal

Similar Documents

Publication Publication Date Title
JPH0397740U (en)
JPH0469821U (en)
JPH0348927U (en)
JPS648853U (en)
JPH01109678U (en)
JPS5950175U (en) remote control unit
JPH0416700U (en)
JPH048538U (en)
JPH01107224U (en)
JPH0325190U (en)
JPH0468326U (en)
JPH039043U (en)
JPH02148474U (en)
JPS63178920U (en)
JPS59162755U (en) Alternate type switch
JPS63181037U (en)
JPS63400U (en)
JPS6422950U (en)
JPH03121452U (en)
JPH02100345U (en)
JPH0485297U (en)
JPH03110531U (en)
JPH0249224U (en)
JPS6249329U (en)
JPH0163224U (en)