JPH0396047U - - Google Patents

Info

Publication number
JPH0396047U
JPH0396047U JP469890U JP469890U JPH0396047U JP H0396047 U JPH0396047 U JP H0396047U JP 469890 U JP469890 U JP 469890U JP 469890 U JP469890 U JP 469890U JP H0396047 U JPH0396047 U JP H0396047U
Authority
JP
Japan
Prior art keywords
circuit board
integrated circuit
wiring pattern
multilayer circuit
periphery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP469890U
Other languages
Japanese (ja)
Other versions
JP2591999Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990004698U priority Critical patent/JP2591999Y2/en
Publication of JPH0396047U publication Critical patent/JPH0396047U/ja
Application granted granted Critical
Publication of JP2591999Y2 publication Critical patent/JP2591999Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Wire Bonding (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の実施例を示す平面図、第2図
は第1図の一断面の断面図、第3図は従来の集積
回路パツケージの構造の一例を示す平面図、第4
図は第3図の一断面の断面図である。 1……外部リード端子、2……シームリング、
3……ふた、4,5,12,13……多層回路基
板、6……半導体素子、7,8……電気部品、9
,10……ワイヤーボンデイング、11……金属
板。
FIG. 1 is a plan view showing an embodiment of the present invention, FIG. 2 is a sectional view of one section of FIG. 1, FIG. 3 is a plan view showing an example of the structure of a conventional integrated circuit package, and FIG.
The figure is a sectional view of one section of FIG. 3. 1...External lead terminal, 2...Seam ring,
3... Lid, 4, 5, 12, 13... Multilayer circuit board, 6... Semiconductor element, 7, 8... Electrical component, 9
, 10... wire bonding, 11... metal plate.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 周囲に配線パターンと部品接続用パターンとを
備え、中央部に半導体素子実装用の切り欠き部を
有する多層から成る多層回路基板の外周に前記配
線パターンと接続する外部接続用リード端子を、
底部に金属板を、上部にシームリングを有して一
体化して成ることを特徴とする集積回路のパツケ
ージの構造。
An external connection lead terminal connected to the wiring pattern is provided on the outer periphery of a multilayer circuit board consisting of a multilayer circuit board having a wiring pattern and a component connection pattern around the periphery and a notch for mounting a semiconductor element in the center.
An integrated circuit package structure characterized by an integrated circuit having a metal plate at the bottom and a seam ring at the top.
JP1990004698U 1990-01-22 1990-01-22 Integrated circuit package structure Expired - Lifetime JP2591999Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990004698U JP2591999Y2 (en) 1990-01-22 1990-01-22 Integrated circuit package structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990004698U JP2591999Y2 (en) 1990-01-22 1990-01-22 Integrated circuit package structure

Publications (2)

Publication Number Publication Date
JPH0396047U true JPH0396047U (en) 1991-10-01
JP2591999Y2 JP2591999Y2 (en) 1999-03-10

Family

ID=31508432

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990004698U Expired - Lifetime JP2591999Y2 (en) 1990-01-22 1990-01-22 Integrated circuit package structure

Country Status (1)

Country Link
JP (1) JP2591999Y2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011128140A (en) * 2009-11-19 2011-06-30 Dainippon Printing Co Ltd Sensor device and method of manufacturing the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62101234U (en) * 1985-12-16 1987-06-27
JPS6448039U (en) * 1987-09-21 1989-03-24

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62101234U (en) * 1985-12-16 1987-06-27
JPS6448039U (en) * 1987-09-21 1989-03-24

Also Published As

Publication number Publication date
JP2591999Y2 (en) 1999-03-10

Similar Documents

Publication Publication Date Title
JPH0396047U (en)
JPS62158836U (en)
JPS6398678U (en)
JPS6284970U (en)
JPH0336478U (en)
JPH03117833U (en)
JPH02122477U (en)
JPH03101529U (en)
JPH0467372U (en)
JPH0195745U (en)
JPS64332U (en)
JPH0183340U (en)
JPS62140775U (en)
JPH03115407U (en)
JPH0288240U (en)
JPS61153374U (en)
JPS6316455U (en)
JPS62135443U (en)
JPS63128745U (en)
JPH02131675U (en)
JPS6270445U (en)
JPH0170345U (en)
JPS63147831U (en)
JPH0213771U (en)
JPH0245676U (en)

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term