JPH0377538B2 - - Google Patents

Info

Publication number
JPH0377538B2
JPH0377538B2 JP60173050A JP17305085A JPH0377538B2 JP H0377538 B2 JPH0377538 B2 JP H0377538B2 JP 60173050 A JP60173050 A JP 60173050A JP 17305085 A JP17305085 A JP 17305085A JP H0377538 B2 JPH0377538 B2 JP H0377538B2
Authority
JP
Japan
Prior art keywords
decimal
circuit
data
subtraction
addition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60173050A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6232533A (ja
Inventor
Takeshi Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60173050A priority Critical patent/JPS6232533A/ja
Publication of JPS6232533A publication Critical patent/JPS6232533A/ja
Publication of JPH0377538B2 publication Critical patent/JPH0377538B2/ja
Granted legal-status Critical Current

Links

JP60173050A 1985-08-06 1985-08-06 １０進加減算回路における１０進デ−タ例外検出方式 Granted JPS6232533A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60173050A JPS6232533A (ja) 1985-08-06 1985-08-06 １０進加減算回路における１０進デ−タ例外検出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60173050A JPS6232533A (ja) 1985-08-06 1985-08-06 １０進加減算回路における１０進デ−タ例外検出方式

Publications (2)

Publication Number Publication Date
JPS6232533A JPS6232533A (ja) 1987-02-12
JPH0377538B2 true JPH0377538B2 (enExample) 1991-12-10

Family

ID=15953284

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60173050A Granted JPS6232533A (ja) 1985-08-06 1985-08-06 １０進加減算回路における１０進デ−タ例外検出方式

Country Status (1)

Country Link
JP (1) JPS6232533A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2619964B2 (ja) * 1990-03-08 1997-06-11 富士通株式会社 加算、又は減算のための二入力算術演算方式及び１０進加減算回路

Also Published As

Publication number Publication date
JPS6232533A (ja) 1987-02-12

Similar Documents

Publication Publication Date Title
US4866656A (en) High-speed binary and decimal arithmetic logic unit
JP2608165B2 (ja) ディジタル信号処理システムにおける実時間２の補数コードの乗算方法及び装置
US4110831A (en) Method and means for tracking digit significance in arithmetic operations executed on decimal computers
US5504697A (en) Limiter circuit producing data by use of comparison in effective digit number of data
US4623872A (en) Circuit for CSD-coding of a binary number represented in two's complement
US4924421A (en) Priority encoding system
US4441159A (en) Digital adder circuit for binary-coded numbers of radix other than a power of two
JPH0377538B2 (enExample)
KR19980082906A (ko) 부동 소수점 숫자의 정수형으로의 변환 방법
JPH07118654B2 (ja) 算術演算装置
JP3071607B2 (ja) 乗算回路
JP2991788B2 (ja) 復号器
JP2569976B2 (ja) ディジタルフィルタ
JPH0216632A (ja) 固定小数点数−浮動小数点数変換回路
JP2890412B2 (ja) 符号変換回路
JP3206863B2 (ja) コード変換方法及びコード変換器
JP2599984B2 (ja) 入力データのピーク値検出回路
SU676986A1 (ru) Цифровой функциональный преобразователь
JPH05257643A (ja) ２進法の補数器
JPS6132436Y2 (enExample)
SU408307A1 (ru) УСТРОЙСТВО дл СЛОЖЕНИЯ ДВОИЧНО-ДЕСЯТИЧНЫХ
SU607216A1 (ru) Устройство дл вычитани дес тичных чисел
JPS59168543A (ja) ２進−１０進変換回路
JPH0553768A (ja) 除算器
JPH0511978A (ja) 減算回路