JPH0377534B2 - - Google Patents

Info

Publication number
JPH0377534B2
JPH0377534B2 JP58233114A JP23311483A JPH0377534B2 JP H0377534 B2 JPH0377534 B2 JP H0377534B2 JP 58233114 A JP58233114 A JP 58233114A JP 23311483 A JP23311483 A JP 23311483A JP H0377534 B2 JPH0377534 B2 JP H0377534B2
Authority
JP
Japan
Prior art keywords
circuit
subtraction
addition
mantissa
exponent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58233114A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60124729A (ja
Inventor
Masayuki Ikeda
Koichi Ueda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58233114A priority Critical patent/JPS60124729A/ja
Priority to CA000468679A priority patent/CA1229415A/en
Priority to AU36270/84A priority patent/AU555230B2/en
Priority to ES538377A priority patent/ES8602270A1/es
Priority to EP84308518A priority patent/EP0145465B1/en
Priority to DE8484308518T priority patent/DE3481788D1/de
Priority to BR8406284A priority patent/BR8406284A/pt
Priority to KR1019840007775A priority patent/KR890004307B1/ko
Publication of JPS60124729A publication Critical patent/JPS60124729A/ja
Priority to US07/206,930 priority patent/US5016209A/en
Publication of JPH0377534B2 publication Critical patent/JPH0377534B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Executing Machine-Instructions (AREA)
JP58233114A 1983-12-09 1983-12-09 浮動小数点加減算方式 Granted JPS60124729A (ja)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP58233114A JPS60124729A (ja) 1983-12-09 1983-12-09 浮動小数点加減算方式
CA000468679A CA1229415A (en) 1983-12-09 1984-11-27 Floating-point addition/subtraction system
AU36270/84A AU555230B2 (en) 1983-12-09 1984-12-04 Floating-point addition/subtraction system
DE8484308518T DE3481788D1 (de) 1983-12-09 1984-12-07 Addier/substrahiersystem fuer gleitkommazahlen.
EP84308518A EP0145465B1 (en) 1983-12-09 1984-12-07 Floating-point addition/subtraction system
ES538377A ES8602270A1 (es) 1983-12-09 1984-12-07 Una instalacion electronica de suma-resta en punto flotante
BR8406284A BR8406284A (pt) 1983-12-09 1984-12-07 Sistema de adicao/subtracao com virgula flutuante para duas series de dados
KR1019840007775A KR890004307B1 (ko) 1983-12-09 1984-12-08 부동소수점 가감산 장치
US07/206,930 US5016209A (en) 1983-12-09 1988-05-31 Floating-point addition/subtraction system with digit position alignment between fractions of multiple sets of data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58233114A JPS60124729A (ja) 1983-12-09 1983-12-09 浮動小数点加減算方式

Publications (2)

Publication Number Publication Date
JPS60124729A JPS60124729A (ja) 1985-07-03
JPH0377534B2 true JPH0377534B2 (enrdf_load_stackoverflow) 1991-12-10

Family

ID=16949984

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58233114A Granted JPS60124729A (ja) 1983-12-09 1983-12-09 浮動小数点加減算方式

Country Status (1)

Country Link
JP (1) JPS60124729A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922446A (en) * 1988-04-01 1990-05-01 Digital Equipment Corporation Apparatus and method for floating point normalization prediction
JP3313002B2 (ja) * 1994-12-02 2002-08-12 三菱電機株式会社 浮動小数点演算装置

Also Published As

Publication number Publication date
JPS60124729A (ja) 1985-07-03

Similar Documents

Publication Publication Date Title
EP0381403A2 (en) Pipelined floating point adder for digital computer
JPH04167125A (ja) 浮動小数点加算装置
US5148386A (en) Adder-subtracter for signed absolute values
JPH09212337A (ja) 浮動小数点演算処理装置
US20070038693A1 (en) Method and Processor for Performing a Floating-Point Instruction Within a Processor
KR890004307B1 (ko) 부동소수점 가감산 장치
JP2511527B2 (ja) 浮動小数点演算器
JPH0377534B2 (enrdf_load_stackoverflow)
JPH09204295A (ja) スティッキービット検出回路
JPS59226944A (ja) 浮動小数点デ−タ加減算方式
JPS63167930A (ja) 浮動小数点演算装置
JPH0511980A (ja) 桁あふれ検出方式とその回路
JP2517064B2 (ja) 非正規化数の処理方式
JP3174974B2 (ja) 浮動小数点演算装置および方法
JPH0553765A (ja) 先行１検出回路および浮動小数点加減算装置
JP3295949B2 (ja) 浮動小数点演算方式とその装置
JPS63158626A (ja) 演算処理装置
JP2752564B2 (ja) 先行１予測装置及び浮動小数点加減算装置
JP2723707B2 (ja) 正規化回路
JPH0370029A (ja) 浮動小数点演算装置
JP2801472B2 (ja) 浮動小数点演算装置
JPH05204606A (ja) 浮動小数点演算方式および装置
JPH03217938A (ja) 浮動小数点丸め正規化装置
JPH0160857B2 (enrdf_load_stackoverflow)
JPS6149234A (ja) 浮動小数点乗算回路