JPH0376576B2 - - Google Patents

Info

Publication number
JPH0376576B2
JPH0376576B2 JP58137950A JP13795083A JPH0376576B2 JP H0376576 B2 JPH0376576 B2 JP H0376576B2 JP 58137950 A JP58137950 A JP 58137950A JP 13795083 A JP13795083 A JP 13795083A JP H0376576 B2 JPH0376576 B2 JP H0376576B2
Authority
JP
Japan
Prior art keywords
region
emitter
layer
silicon
refractory metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58137950A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59106150A (ja
Inventor
Raizuman Yakobu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS59106150A publication Critical patent/JPS59106150A/ja
Publication of JPH0376576B2 publication Critical patent/JPH0376576B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D64/0112—
    • H10D64/0121—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/281—Base electrodes for bipolar transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor

Landscapes

  • Bipolar Transistors (AREA)
  • Engineering & Computer Science (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
JP58137950A 1982-12-02 1983-07-29 集積回路及びその製造方法 Granted JPS59106150A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/446,156 US4521952A (en) 1982-12-02 1982-12-02 Method of making integrated circuits using metal silicide contacts
US446156 1982-12-02

Publications (2)

Publication Number Publication Date
JPS59106150A JPS59106150A (ja) 1984-06-19
JPH0376576B2 true JPH0376576B2 (enExample) 1991-12-05

Family

ID=23771521

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58137950A Granted JPS59106150A (ja) 1982-12-02 1983-07-29 集積回路及びその製造方法

Country Status (4)

Country Link
US (1) US4521952A (enExample)
EP (1) EP0110211B1 (enExample)
JP (1) JPS59106150A (enExample)
DE (1) DE3379364D1 (enExample)

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59132663A (ja) * 1983-01-19 1984-07-30 Mitsubishi Electric Corp トランジスタ
JPS6046074A (ja) * 1983-08-24 1985-03-12 Toshiba Corp 電界効果トランジスタの製造方法
US4563805A (en) * 1984-03-08 1986-01-14 Standard Telephones And Cables, Plc Manufacture of MOSFET with metal silicide contact
JPS615580A (ja) * 1984-06-19 1986-01-11 Toshiba Corp 半導体装置の製造方法
US4641417A (en) * 1984-06-25 1987-02-10 Texas Instruments Incorporated Process for making molybdenum gate and titanium silicide contacted MOS transistors in VLSI semiconductor devices
CA1252227A (en) * 1984-07-09 1989-04-04 Fairchild Camera And Instrument Corporation Self-aligned silicide base contact for bipolar transistor
US5098854A (en) * 1984-07-09 1992-03-24 National Semiconductor Corporation Process for forming self-aligned silicide base contact for bipolar transistor
JPH0611053B2 (ja) * 1984-12-20 1994-02-09 三菱電機株式会社 半導体装置の製造方法
US5045916A (en) * 1985-01-22 1991-09-03 Fairchild Semiconductor Corporation Extended silicide and external contact technology
US5227316A (en) * 1985-01-22 1993-07-13 National Semiconductor Corporation Method of forming self aligned extended base contact for a bipolar transistor having reduced cell size
US5061986A (en) * 1985-01-22 1991-10-29 National Semiconductor Corporation Self-aligned extended base contact for a bipolar transistor having reduced cell size and improved electrical characteristics
GB2172744B (en) * 1985-03-23 1989-07-19 Stc Plc Semiconductor devices
US5340762A (en) * 1985-04-01 1994-08-23 Fairchild Semiconductor Corporation Method of making small contactless RAM cell
US5100824A (en) * 1985-04-01 1992-03-31 National Semiconductor Corporation Method of making small contactless RAM cell
JPS61270870A (ja) * 1985-05-25 1986-12-01 Mitsubishi Electric Corp 半導体装置
US4682409A (en) * 1985-06-21 1987-07-28 Advanced Micro Devices, Inc. Fast bipolar transistor for integrated circuit structure and method for forming same
US4660276A (en) * 1985-08-12 1987-04-28 Rca Corporation Method of making a MOS field effect transistor in an integrated circuit
US4929992A (en) * 1985-09-18 1990-05-29 Advanced Micro Devices, Inc. MOS transistor construction with self aligned silicided contacts to gate, source, and drain regions
US5063168A (en) * 1986-07-02 1991-11-05 National Semiconductor Corporation Process for making bipolar transistor with polysilicon stringer base contact
US4974046A (en) * 1986-07-02 1990-11-27 National Seimconductor Corporation Bipolar transistor with polysilicon stringer base contact
EP0250721B1 (de) * 1986-07-04 1993-09-15 Siemens Aktiengesellschaft Integrierte Bipolar- und komplementäre MOS-Transistoren auf einem gemeinsamen Substrat enthaltende Schaltung und Verfahren zu ihrer Herstellung
JPS63114261A (ja) * 1986-09-11 1988-05-19 フェアチャイルド　セミコンダクタ　コーポレーション トランジスタ用の自己整合型ベース分路
US4883772A (en) * 1986-09-11 1989-11-28 National Semiconductor Corporation Process for making a self-aligned silicide shunt
JP2581548B2 (ja) * 1986-10-13 1997-02-12 株式会社日立製作所 半導体装置の製造方法
US4735680A (en) * 1986-11-17 1988-04-05 Yen Yung Chau Method for the self-aligned silicide formation in IC fabrication
US4849344A (en) * 1986-12-11 1989-07-18 Fairchild Semiconductor Corporation Enhanced density modified isoplanar process
US4734382A (en) * 1987-02-20 1988-03-29 Fairchild Semiconductor Corporation BiCMOS process having narrow bipolar emitter and implanted aluminum isolation
US4738624A (en) * 1987-04-13 1988-04-19 International Business Machines Corporation Bipolar transistor structure with self-aligned device and isolation and fabrication process therefor
US5059546A (en) * 1987-05-01 1991-10-22 Texas Instruments Incorporated BICMOS process for forming shallow NPN emitters and mosfet source/drains
US4816423A (en) * 1987-05-01 1989-03-28 Texas Instruments Incorporated Bicmos process for forming shallow npn emitters and mosfet source/drains
US4933295A (en) * 1987-05-08 1990-06-12 Raytheon Company Method of forming a bipolar transistor having closely spaced device regions
EP0290268A3 (en) * 1987-05-08 1990-01-10 Raytheon Company Method of forming a bipolar transistor
US4916083A (en) * 1987-05-11 1990-04-10 International Business Machines Corporation High performance sidewall emitter transistor
US4847670A (en) * 1987-05-11 1989-07-11 International Business Machines Corporation High performance sidewall emitter transistor
US4871684A (en) * 1987-10-29 1989-10-03 International Business Machines Corporation Self-aligned polysilicon emitter and contact structure for high performance bipolar transistors
US4814290A (en) * 1987-10-30 1989-03-21 International Business Machines Corporation Method for providing increased dopant concentration in selected regions of semiconductor devices
FR2624307B1 (fr) * 1987-12-02 1990-05-18 Rosencher Emmanuel Transistor a base permeable
US4985744A (en) * 1988-01-29 1991-01-15 Texas Instruments Incorporated Method for forming a recessed contact bipolar transistor and field effect transistor
US4897703A (en) * 1988-01-29 1990-01-30 Texas Instruments Incorporated Recessed contact bipolar transistor and method
US4982257A (en) * 1988-08-01 1991-01-01 International Business Machines Corporation Vertical bipolar transistor with collector and base extensions
US4957875A (en) * 1988-08-01 1990-09-18 International Business Machines Corporation Vertical bipolar transistor
US4998150A (en) * 1988-12-22 1991-03-05 Texas Instruments Incorporated Raised source/drain transistor
US5064773A (en) * 1988-12-27 1991-11-12 Raytheon Company Method of forming bipolar transistor having closely spaced device regions
US4992848A (en) * 1990-02-20 1991-02-12 At&T Bell Laboratories Self-aligned contact technology
US5288666A (en) * 1990-03-21 1994-02-22 Ncr Corporation Process for forming self-aligned titanium silicide by heating in an oxygen rich environment
US6011283A (en) * 1992-10-19 2000-01-04 Hyundai Electronics America Pillar emitter for BiCMOS devices
US5554543A (en) * 1995-05-24 1996-09-10 United Microelectronics Corporation Process for fabricating bipolar junction transistor having reduced parasitic capacitance
CN1087586C (zh) * 1996-09-20 2002-07-17 中国石油化工集团公司北京化工研究院 一种延迟种子发芽的种子包衣方法及其包衣材料
US6147405A (en) 1998-02-19 2000-11-14 Micron Technology, Inc. Asymmetric, double-sided self-aligned silicide and method of forming the same
US6291868B1 (en) * 1998-02-26 2001-09-18 Micron Technology, Inc. Forming a conductive structure in a semiconductor device
FR2784503A1 (fr) * 1998-10-13 2000-04-14 Valerie Berland Composant elementaire micro-electronique conjuguant l'effet bipolaire et l'effet mos, procede de fabrication d'un tel composant
US6856228B2 (en) * 1999-11-23 2005-02-15 Intel Corporation Integrated inductor
DE10109218A1 (de) * 2001-02-26 2002-06-27 Infineon Technologies Ag Verfahren zur Herstellung eines Speicherkondensators
US7153772B2 (en) * 2003-06-12 2006-12-26 Asm International N.V. Methods of forming silicide films in semiconductor devices
US20070099407A1 (en) * 2005-11-01 2007-05-03 Jiong-Ping Lu Method for fabricating a transistor using a low temperature spike anneal
US8278176B2 (en) 2006-06-07 2012-10-02 Asm America, Inc. Selective epitaxial formation of semiconductor films
US8367548B2 (en) 2007-03-16 2013-02-05 Asm America, Inc. Stable silicide films and methods for making the same
US8159038B2 (en) 2008-02-29 2012-04-17 Infineon Technologies Ag Self aligned silicided contacts
US20100116329A1 (en) * 2008-06-09 2010-05-13 Fitzgerald Eugene A Methods of forming high-efficiency solar cell structures
US9379011B2 (en) 2008-12-19 2016-06-28 Asm International N.V. Methods for depositing nickel films and for making nickel silicide and nickel germanide
US7927942B2 (en) 2008-12-19 2011-04-19 Asm International N.V. Selective silicide process
US20110132445A1 (en) * 2009-05-29 2011-06-09 Pitera Arthur J High-efficiency multi-junction solar cell structures
US8367528B2 (en) * 2009-11-17 2013-02-05 Asm America, Inc. Cyclical epitaxial deposition and etch
US8604330B1 (en) 2010-12-06 2013-12-10 4Power, Llc High-efficiency solar-cell arrays with integrated devices and methods for forming them
US8871617B2 (en) 2011-04-22 2014-10-28 Asm Ip Holding B.V. Deposition and reduction of mixed metal oxide thin films
US8809170B2 (en) 2011-05-19 2014-08-19 Asm America Inc. High throughput cyclical epitaxial deposition and etch process
US9607842B1 (en) 2015-10-02 2017-03-28 Asm Ip Holding B.V. Methods of forming metal silicides

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7510903A (nl) * 1975-09-17 1977-03-21 Philips Nv Werkwijze voor het vervaardigen van een halfgelei- derinrichting, en inrichting vervaardigd volgens de werkwijze.
FR2459551A1 (fr) * 1979-06-19 1981-01-09 Thomson Csf Procede et structure de passivation a autoalignement sur l'emplacement d'un masque
JPS5669844A (en) * 1979-11-10 1981-06-11 Toshiba Corp Manufacture of semiconductor device
US4400866A (en) * 1980-02-14 1983-08-30 Xerox Corporation Application of grown oxide bumper insulators to a high-speed VLSI SASMESFET
US4338138A (en) * 1980-03-03 1982-07-06 International Business Machines Corporation Process for fabricating a bipolar transistor
US4381953A (en) * 1980-03-24 1983-05-03 International Business Machines Corporation Polysilicon-base self-aligned bipolar transistor process
US4343082A (en) * 1980-04-17 1982-08-10 Bell Telephone Laboratories, Incorporated Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device
JPS5713760A (en) * 1980-06-30 1982-01-23 Fujitsu Ltd Semiconductor device and manufacture thereof
US4400865A (en) * 1980-07-08 1983-08-30 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization
US4337476A (en) * 1980-08-18 1982-06-29 Bell Telephone Laboratories, Incorporated Silicon rich refractory silicides as gate metal
US4339869A (en) * 1980-09-15 1982-07-20 General Electric Company Method of making low resistance contacts in semiconductor devices by ion induced silicides
US4419810A (en) * 1981-12-30 1983-12-13 International Business Machines Corporation Self-aligned field effect transistor process
JPS6051272B2 (ja) * 1982-05-31 1985-11-13 株式会社東芝 積層型ｃｍｏｓインバ−タ装置
JPS5961179A (ja) * 1982-09-30 1984-04-07 Fujitsu Ltd バイポ−ラ半導体装置の製造方法
JPS5980968U (ja) * 1982-11-22 1984-05-31 松下電器産業株式会社 鉛蓄電池
JPS59100520A (ja) * 1982-11-30 1984-06-09 Fujitsu Ltd 半導体装置の製造方法

Also Published As

Publication number Publication date
DE3379364D1 (en) 1989-04-13
JPS59106150A (ja) 1984-06-19
US4521952A (en) 1985-06-11
EP0110211A3 (en) 1986-03-26
EP0110211A2 (en) 1984-06-13
EP0110211B1 (en) 1989-03-08

Similar Documents

Publication Publication Date Title
JPH0376576B2 (enExample)
EP0166142B1 (en) Metal silicide channel stoppers for integrated circuits and method for making the same
US4546536A (en) Fabrication methods for high performance lateral bipolar transistors
US5306649A (en) Method for producing a fully walled emitter-base structure in a bipolar transistor
US7595249B2 (en) Bipolar transistors with vertical structures
US4583106A (en) Fabrication methods for high performance lateral bipolar transistors
EP0100897B1 (en) Method for contacting a pn junction region
EP0068154B1 (en) Integrated circuit containing a semiconductive substrate having field isolation regions and electrically conductive regions
JPS62588B2 (enExample)
GB2071910A (en) Fabrication of complementary bipolar transistors with cmos devices with polysilicon gates
JP3459657B2 (ja) 半導体装置の製造方法
JPS625349B2 (enExample)
JPH06342802A (ja) 高性能半導体装置及びその製造方法
US4573256A (en) Method for making a high performance transistor integrated circuit
US20030080394A1 (en) Control of dopant diffusion from polysilicon emitters in bipolar integrated circuits
KR100699607B1 (ko) 쇼트키 바리캡 생성 방법
US5198372A (en) Method for making a shallow junction bipolar transistor and transistor formed thereby
JPH0646638B2 (ja) 縦型バイポーラ・トランジスタ及びその製造方法
US20030107051A1 (en) Super self -aligned heterojunction biplar transistor and its manufacturing method
JPH0241170B2 (enExample)
US4752817A (en) High performance integrated circuit having modified extrinsic base
EP0166923A2 (en) High performance bipolar transistor having a lightly doped guard ring disposed between the emitter and the extrinsic base region
US6414372B2 (en) Bipolar transistor having lightly doped epitaxial collector region constant in dopant impurity and process of fabrication thereof
EP0036499B1 (en) A polysilicon-base self-aligned bipolar transistor process
US6774455B2 (en) Semiconductor device with a collector contact in a depressed well-region