JPH0375536U - - Google Patents

Info

Publication number
JPH0375536U
JPH0375536U JP13566089U JP13566089U JPH0375536U JP H0375536 U JPH0375536 U JP H0375536U JP 13566089 U JP13566089 U JP 13566089U JP 13566089 U JP13566089 U JP 13566089U JP H0375536 U JPH0375536 U JP H0375536U
Authority
JP
Japan
Prior art keywords
wiring
integrated circuit
hybrid integrated
bare chip
electronic components
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13566089U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP13566089U priority Critical patent/JPH0375536U/ja
Publication of JPH0375536U publication Critical patent/JPH0375536U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本考案の一実施例における混成集積
回路基板を示す図であつて、aは模式平面図、b
は模式断面図である。第2図および第3図は、い
ずれも従来の混成集積回路基板を示す斜視図であ
つて、前者は回路基板全体を金属製ケースに収納
した状態を、後者は局部的に金属製ケースで電磁
遮へいした状態を示した図である。 符号の説明、1……金属製ケース、2……回路
基板、3……回路基板端子、4……ベア・チツプ
、5……ボンデイングワイヤ、6……絶縁性チツ
プコート、7……導電性樹脂、8……導体配線パ
ターン、9……絶縁性ガラス、10……絶縁性ガ
ラスの窓。
FIG. 1 is a diagram showing a hybrid integrated circuit board according to an embodiment of the present invention, in which a is a schematic plan view and b is a schematic plan view.
is a schematic cross-sectional view. Figures 2 and 3 are both perspective views showing conventional hybrid integrated circuit boards. It is a diagram showing a shielded state. Explanation of symbols, 1... Metal case, 2... Circuit board, 3... Circuit board terminal, 4... Bare chip, 5... Bonding wire, 6... Insulating chip coat, 7... Conductive resin , 8... Conductor wiring pattern, 9... Insulating glass, 10... Insulating glass window.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 絶縁性回路基板上に導電体を配線し、該配線に
半導体電子部品を接続して構成された混成集積回
路であつて、前記半導体電子部品の少なくとも一
つがベア・チツプであり、該ベア・チツプ上に絶
縁性樹脂を被覆し、さらにその上を導電性樹脂で
覆い、かつ導電性樹脂を上記基板上のアース配線
に接続したことを特徴とする混成集積回路。
A hybrid integrated circuit configured by wiring a conductor on an insulating circuit board and connecting semiconductor electronic components to the wiring, wherein at least one of the semiconductor electronic components is a bare chip, and the bare chip What is claimed is: 1. A hybrid integrated circuit, comprising: covering an insulating resin thereon, further covering the top with a conductive resin, and connecting the conductive resin to a ground wiring on the substrate.
JP13566089U 1989-11-22 1989-11-22 Pending JPH0375536U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13566089U JPH0375536U (en) 1989-11-22 1989-11-22

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13566089U JPH0375536U (en) 1989-11-22 1989-11-22

Publications (1)

Publication Number Publication Date
JPH0375536U true JPH0375536U (en) 1991-07-29

Family

ID=31682913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13566089U Pending JPH0375536U (en) 1989-11-22 1989-11-22

Country Status (1)

Country Link
JP (1) JPH0375536U (en)

Similar Documents

Publication Publication Date Title
JPH0375536U (en)
JPS61199051U (en)
JPS63132477U (en)
JPH0230843Y2 (en)
JPS62197866U (en)
JPS58131638U (en) Hybrid integrated circuit device
JPH0379469U (en)
JPS5914394U (en) hybrid integrated circuit board
JPS61146977U (en)
JPH0173932U (en)
JPH0390468U (en)
JPS62201973U (en)
JPH02128374U (en)
JPH02140868U (en)
JPS6382981U (en)
JPH0281077U (en)
JPH0351860U (en)
JPS6266179U (en)
JPH0296771U (en)
JPS6416619U (en)
JPS59143070U (en) integrated circuit board
JPH0193757U (en)
JPS63182572U (en)
JPS6312198U (en)
JPS6073269U (en) Electronic component mounting structure