JPH0359454B2 - - Google Patents
Info
- Publication number
- JPH0359454B2 JPH0359454B2 JP59244747A JP24474784A JPH0359454B2 JP H0359454 B2 JPH0359454 B2 JP H0359454B2 JP 59244747 A JP59244747 A JP 59244747A JP 24474784 A JP24474784 A JP 24474784A JP H0359454 B2 JPH0359454 B2 JP H0359454B2
- Authority
- JP
- Japan
- Prior art keywords
- file
- address
- instruction
- bus
- signal line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 19
- 238000010187 selection method Methods 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59244747A JPS61122743A (ja) | 1984-11-20 | 1984-11-20 | フアイル装置選択方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59244747A JPS61122743A (ja) | 1984-11-20 | 1984-11-20 | フアイル装置選択方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61122743A JPS61122743A (ja) | 1986-06-10 |
JPH0359454B2 true JPH0359454B2 (enrdf_load_stackoverflow) | 1991-09-10 |
Family
ID=17123289
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59244747A Granted JPS61122743A (ja) | 1984-11-20 | 1984-11-20 | フアイル装置選択方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61122743A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8914615B2 (en) | 2011-12-02 | 2014-12-16 | Arm Limited | Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format |
-
1984
- 1984-11-20 JP JP59244747A patent/JPS61122743A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61122743A (ja) | 1986-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE45857E1 (en) | External storage device and memory access control method thereof | |
JPH05189163A (ja) | 多重書きディスクサブシステム | |
JPH0359454B2 (enrdf_load_stackoverflow) | ||
JPS6288044A (ja) | メモリ制御方式 | |
JP2758768B2 (ja) | 二重化記憶装置 | |
JPS61123950A (ja) | メモリアクセス制御方式 | |
JPS6186859A (ja) | バス選択装置 | |
JPS5821734B2 (ja) | ダイレクトメモリアクセス制御方式 | |
JPS6232818B2 (enrdf_load_stackoverflow) | ||
JPS6121542A (ja) | デ−タ転送装置 | |
JPH0664561B2 (ja) | 同時書込み回路 | |
JPH06259369A (ja) | 情報処理装置 | |
JPH05210566A (ja) | メモリ装置及びメモリのデータ読取り/書込み方法 | |
JPS6079450A (ja) | 記憶装置エラ−訂正方式 | |
JPS6340058B2 (enrdf_load_stackoverflow) | ||
JPH0470660B2 (enrdf_load_stackoverflow) | ||
JPS6134650A (ja) | 記憶装置 | |
JPS58192123A (ja) | 入出力デ−タ転送制御装置 | |
JPH0594265A (ja) | 多重書フアイルシステム | |
JPH0744466A (ja) | 記憶装置の多重化制御方法 | |
JPS60226026A (ja) | 光デイスク制御装置 | |
JPH01158554A (ja) | Dma装置を備えたデータ処理システム | |
JPS62139062A (ja) | デ−タ交換方式 | |
JPS6261977B2 (enrdf_load_stackoverflow) | ||
JPS60146352A (ja) | マイクロプロセツサシステム |