JPH0358541B2 - - Google Patents
Info
- Publication number
- JPH0358541B2 JPH0358541B2 JP60257424A JP25742485A JPH0358541B2 JP H0358541 B2 JPH0358541 B2 JP H0358541B2 JP 60257424 A JP60257424 A JP 60257424A JP 25742485 A JP25742485 A JP 25742485A JP H0358541 B2 JPH0358541 B2 JP H0358541B2
- Authority
- JP
- Japan
- Prior art keywords
- cap
- organic resin
- encapsulating
- film
- electronic component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60257424A JPS62117348A (ja) | 1985-11-16 | 1985-11-16 | 電子部品封止用キャップとその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60257424A JPS62117348A (ja) | 1985-11-16 | 1985-11-16 | 電子部品封止用キャップとその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62117348A JPS62117348A (ja) | 1987-05-28 |
| JPH0358541B2 true JPH0358541B2 (enrdf_load_stackoverflow) | 1991-09-05 |
Family
ID=17306175
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60257424A Granted JPS62117348A (ja) | 1985-11-16 | 1985-11-16 | 電子部品封止用キャップとその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62117348A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6165816A (en) * | 1996-06-13 | 2000-12-26 | Nikko Company | Fabrication of electronic components having a hollow package structure with a ceramic lid |
-
1985
- 1985-11-16 JP JP60257424A patent/JPS62117348A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62117348A (ja) | 1987-05-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5717252A (en) | Solder-ball connected semiconductor device with a recessed chip mounting area | |
| US5286679A (en) | Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer | |
| JPH11176887A (ja) | 半導体装置およびその製造方法 | |
| JP2000082714A (ja) | 電子部品および電子部品の製造方法 | |
| JPS608426Y2 (ja) | 半導体ウエハ−の保持基板 | |
| JPH0358541B2 (enrdf_load_stackoverflow) | ||
| JP2704342B2 (ja) | 半導体装置およびその製造方法 | |
| JPH0380348B2 (enrdf_load_stackoverflow) | ||
| JP2003218405A (ja) | 電子部品の実装構造及び実装方法 | |
| JPH0438859A (ja) | 電子部品組立構造及びその組立方法 | |
| JP2902497B2 (ja) | 混成集積回路基板の製造方法 | |
| JP3695177B2 (ja) | 半導体装置用中間製品 | |
| JP3306981B2 (ja) | 半導体装置用リードフレームへの接着剤塗布方法 | |
| WO1996013066A1 (en) | Method of attaching integrated circuit dies by rolling adhesives onto semiconductor wafers | |
| JPS629728Y2 (enrdf_load_stackoverflow) | ||
| US20050023682A1 (en) | High reliability chip scale package | |
| JP3923661B2 (ja) | 半導体装置 | |
| JP4408015B2 (ja) | 半導体装置の製造方法 | |
| JPH01272125A (ja) | 半導体装置の製造方法 | |
| JP4521078B2 (ja) | 半導体装置の製造方法 | |
| TW567564B (en) | Semiconductor package having a die carrier to prevent delamination and method for fabricating the package | |
| JP4679991B2 (ja) | 半導体装置 | |
| JP3956530B2 (ja) | 集積回路の製造方法 | |
| JP2570123B2 (ja) | 半導体装置及びその製造方法 | |
| JPH04142042A (ja) | 半導体装置の製造方法 |