JPH0357486B2 - - Google Patents
Info
- Publication number
- JPH0357486B2 JPH0357486B2 JP18737389A JP18737389A JPH0357486B2 JP H0357486 B2 JPH0357486 B2 JP H0357486B2 JP 18737389 A JP18737389 A JP 18737389A JP 18737389 A JP18737389 A JP 18737389A JP H0357486 B2 JPH0357486 B2 JP H0357486B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- output
- input
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18737389A JPH02224019A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18737389A JPH02224019A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62024589A Division JPS62187933A (ja) | 1987-02-06 | 1987-02-06 | 加減算装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02224019A JPH02224019A (ja) | 1990-09-06 |
JPH0357486B2 true JPH0357486B2 (enrdf_load_stackoverflow) | 1991-09-02 |
Family
ID=16204873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18737389A Granted JPH02224019A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02224019A (enrdf_load_stackoverflow) |
-
1989
- 1989-07-21 JP JP18737389A patent/JPH02224019A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH02224019A (ja) | 1990-09-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6242296B2 (enrdf_load_stackoverflow) | ||
US6009451A (en) | Method for generating barrel shifter result flags directly from input data | |
US5457805A (en) | Microcomputer enabling high speed execution of product-sum operation | |
KR960003044B1 (ko) | 수치표현 변환장치 및 그것을 사용한 벡터ㆍ프로세서ㆍ유니트 | |
JPH08234962A (ja) | 24ビットおよび16ビット算術演算の双方を実行するための装置および方法 | |
JPH04127364A (ja) | 積和算器 | |
US5247471A (en) | Radix aligner for floating point addition and subtraction | |
JPH09212337A (ja) | 浮動小数点演算処理装置 | |
US5822557A (en) | Pipelined data processing device having improved hardware control over an arithmetic operations unit | |
JPH0353650B2 (enrdf_load_stackoverflow) | ||
JPH026089B2 (enrdf_load_stackoverflow) | ||
Thompson et al. | An LSI digital signal processor | |
JPH0357488B2 (enrdf_load_stackoverflow) | ||
JPH0357486B2 (enrdf_load_stackoverflow) | ||
JPH0357487B2 (enrdf_load_stackoverflow) | ||
JPS645500B2 (enrdf_load_stackoverflow) | ||
JP3435744B2 (ja) | 乗算回路 | |
US6792442B1 (en) | Signal processor and product-sum operating device for use therein with rounding function | |
JPS5932038A (ja) | 浮動小数点加算器 | |
JP3110072B2 (ja) | 事前正規化回路 | |
JPS62285137A (ja) | デイジタル信号処理プロセツサ | |
JPH01240961A (ja) | Dma転送方式 | |
JPH0469734A (ja) | 浮動小数点加減算のアンダーフロー例外発生予測回路 | |
JPH01266668A (ja) | 情報処理装置 | |
JPH01232430A (ja) | 演算回路 |