JPH0357488B2 - - Google Patents
Info
- Publication number
- JPH0357488B2 JPH0357488B2 JP18737589A JP18737589A JPH0357488B2 JP H0357488 B2 JPH0357488 B2 JP H0357488B2 JP 18737589 A JP18737589 A JP 18737589A JP 18737589 A JP18737589 A JP 18737589A JP H0357488 B2 JPH0357488 B2 JP H0357488B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- output
- input
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18737589A JPH02224021A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18737589A JPH02224021A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62024590A Division JPS6312025A (ja) | 1987-02-06 | 1987-02-06 | 加減算装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02224021A JPH02224021A (ja) | 1990-09-06 |
| JPH0357488B2 true JPH0357488B2 (enrdf_load_stackoverflow) | 1991-09-02 |
Family
ID=16204911
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18737589A Granted JPH02224021A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02224021A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3029812B2 (ja) * | 1997-06-03 | 2000-04-10 | 株式会社ジャストシステム | 演算エラー復旧方法およびその装置,並びにその方法をコンピュータに実行させるためのプログラムを記録したコンピュータ読み取り可能な記録媒体 |
-
1989
- 1989-07-21 JP JP18737589A patent/JPH02224021A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02224021A (ja) | 1990-09-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6242296B2 (enrdf_load_stackoverflow) | ||
| KR960003044B1 (ko) | 수치표현 변환장치 및 그것을 사용한 벡터ㆍ프로세서ㆍ유니트 | |
| US5457805A (en) | Microcomputer enabling high speed execution of product-sum operation | |
| US5247471A (en) | Radix aligner for floating point addition and subtraction | |
| US5822557A (en) | Pipelined data processing device having improved hardware control over an arithmetic operations unit | |
| JPH0353650B2 (enrdf_load_stackoverflow) | ||
| JPH026089B2 (enrdf_load_stackoverflow) | ||
| JPH0357488B2 (enrdf_load_stackoverflow) | ||
| Thompson et al. | An LSI digital signal processor | |
| JPH0346024A (ja) | 浮動小数点演算器 | |
| JPH0357487B2 (enrdf_load_stackoverflow) | ||
| JPH0357486B2 (enrdf_load_stackoverflow) | ||
| JPS645500B2 (enrdf_load_stackoverflow) | ||
| JP3435744B2 (ja) | 乗算回路 | |
| US6792442B1 (en) | Signal processor and product-sum operating device for use therein with rounding function | |
| JPH0225924A (ja) | 浮動小数点演算処理装置 | |
| JPH0291724A (ja) | 演算装置 | |
| JP2508286B2 (ja) | 平方根演算装置 | |
| JPH01240961A (ja) | Dma転送方式 | |
| JP2756175B2 (ja) | デュアルプロセッサ構成dspの符号付与方法 | |
| JP3110072B2 (ja) | 事前正規化回路 | |
| JPH03226831A (ja) | 2↑n倍演算回路 | |
| JPH01232430A (ja) | 演算回路 | |
| JPH1063641A (ja) | シフト付き積和回路 | |
| Pinkiewicz et al. | Design of a composite arithmetic unit for rational numbers |