JPH0357487B2 - - Google Patents

Info

Publication number
JPH0357487B2
JPH0357487B2 JP18737489A JP18737489A JPH0357487B2 JP H0357487 B2 JPH0357487 B2 JP H0357487B2 JP 18737489 A JP18737489 A JP 18737489A JP 18737489 A JP18737489 A JP 18737489A JP H0357487 B2 JPH0357487 B2 JP H0357487B2
Authority
JP
Japan
Prior art keywords
data
circuit
output
input
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18737489A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02224020A (ja
Inventor
Yoshimune Hagiwara
Shizuo Sugyama
Shigemichi Maeda
Osamu Yumoto
Takashi Akazawa
Masahito Kobayashi
Yasuhiro Kita
Juzo Kida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Kokusai Denki Electric Inc
Original Assignee
Hitachi Denshi KK
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Denshi KK, Hitachi Ltd filed Critical Hitachi Denshi KK
Priority to JP18737489A priority Critical patent/JPH02224020A/ja
Publication of JPH02224020A publication Critical patent/JPH02224020A/ja
Publication of JPH0357487B2 publication Critical patent/JPH0357487B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)
JP18737489A 1989-07-21 1989-07-21 加減算装置 Granted JPH02224020A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18737489A JPH02224020A (ja) 1989-07-21 1989-07-21 加減算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18737489A JPH02224020A (ja) 1989-07-21 1989-07-21 加減算装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP62024590A Division JPS6312025A (ja) 1987-02-06 1987-02-06 加減算装置

Publications (2)

Publication Number Publication Date
JPH02224020A JPH02224020A (ja) 1990-09-06
JPH0357487B2 true JPH0357487B2 (enrdf_load_stackoverflow) 1991-09-02

Family

ID=16204891

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18737489A Granted JPH02224020A (ja) 1989-07-21 1989-07-21 加減算装置

Country Status (1)

Country Link
JP (1) JPH02224020A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH02224020A (ja) 1990-09-06

Similar Documents

Publication Publication Date Title
JPS6242296B2 (enrdf_load_stackoverflow)
US6009451A (en) Method for generating barrel shifter result flags directly from input data
US5457805A (en) Microcomputer enabling high speed execution of product-sum operation
JPH08234962A (ja) ２４ビットおよび１６ビット算術演算の双方を実行するための装置および方法
JPH04127364A (ja) 積和算器
US5247471A (en) Radix aligner for floating point addition and subtraction
JP3665409B2 (ja) 強化されたデジタル信号プロセッサの方法および装置
US5822557A (en) Pipelined data processing device having improved hardware control over an arithmetic operations unit
JPH0353650B2 (enrdf_load_stackoverflow)
JPH026089B2 (enrdf_load_stackoverflow)
Thompson et al. An LSI digital signal processor
JPH0357488B2 (enrdf_load_stackoverflow)
JPH0357487B2 (enrdf_load_stackoverflow)
JPH0357486B2 (enrdf_load_stackoverflow)
JPS645500B2 (enrdf_load_stackoverflow)
US6792442B1 (en) Signal processor and product-sum operating device for use therein with rounding function
JP3110072B2 (ja) 事前正規化回路
Tsuda et al. CMOS LSI DSP and its application to voice band signals
JPH01240961A (ja) Ｄｍａ転送方式
JP2862969B2 (ja) プロセッサ
JPH01266668A (ja) 情報処理装置
JPS62285137A (ja) デイジタル信号処理プロセツサ
JPH03226831A (ja) ２↑ｎ倍演算回路
Pinkiewicz et al. Design of a composite arithmetic unit for rational numbers
JPH01232430A (ja) 演算回路