JPH02224019A - 加減算装置 - Google Patents
加減算装置Info
- Publication number
- JPH02224019A JPH02224019A JP18737389A JP18737389A JPH02224019A JP H02224019 A JPH02224019 A JP H02224019A JP 18737389 A JP18737389 A JP 18737389A JP 18737389 A JP18737389 A JP 18737389A JP H02224019 A JPH02224019 A JP H02224019A
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- output
- input
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18737389A JPH02224019A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18737389A JPH02224019A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62024589A Division JPS62187933A (ja) | 1987-02-06 | 1987-02-06 | 加減算装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02224019A true JPH02224019A (ja) | 1990-09-06 |
JPH0357486B2 JPH0357486B2 (enrdf_load_stackoverflow) | 1991-09-02 |
Family
ID=16204873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18737389A Granted JPH02224019A (ja) | 1989-07-21 | 1989-07-21 | 加減算装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02224019A (enrdf_load_stackoverflow) |
-
1989
- 1989-07-21 JP JP18737389A patent/JPH02224019A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0357486B2 (enrdf_load_stackoverflow) | 1991-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6242296B2 (enrdf_load_stackoverflow) | ||
US5963461A (en) | Multiplication apparatus and methods which generate a shift amount by which the product of the significands is shifted for normalization or denormalization | |
EP0517429A2 (en) | CPU with integrated multiply/accumulate unit | |
EP0530372B1 (en) | Numerical expression converter and vector processor using the same | |
JPH04127364A (ja) | 積和算器 | |
US5247471A (en) | Radix aligner for floating point addition and subtraction | |
JPH09212337A (ja) | 浮動小数点演算処理装置 | |
JPH02224019A (ja) | 加減算装置 | |
JPS62187933A (ja) | 加減算装置 | |
JPH0346024A (ja) | 浮動小数点演算器 | |
JPS6312025A (ja) | 加減算装置 | |
JPH0357488B2 (enrdf_load_stackoverflow) | ||
JPS60167551A (ja) | 信号処理プロセツサによるデ−タモデム | |
JPH02224020A (ja) | 加減算装置 | |
JPS5932038A (ja) | 浮動小数点加算器 | |
US6792442B1 (en) | Signal processor and product-sum operating device for use therein with rounding function | |
JPS60537A (ja) | 正規化回路 | |
JPS59106043A (ja) | パイプライン演算回路 | |
JP2801472B2 (ja) | 浮動小数点演算装置 | |
JPH05204606A (ja) | 浮動小数点演算方式および装置 | |
JPH01232430A (ja) | 演算回路 | |
JP3284717B2 (ja) | バレルシフタ | |
JPH01240961A (ja) | Dma転送方式 | |
JPS60263230A (ja) | 多重精度浮動小数点加算回路 | |
WO1998006029A1 (en) | Apparatus and methods for execution of computer instructions |