JPH0353793B2 - - Google Patents
Info
- Publication number
- JPH0353793B2 JPH0353793B2 JP59009762A JP976284A JPH0353793B2 JP H0353793 B2 JPH0353793 B2 JP H0353793B2 JP 59009762 A JP59009762 A JP 59009762A JP 976284 A JP976284 A JP 976284A JP H0353793 B2 JPH0353793 B2 JP H0353793B2
- Authority
- JP
- Japan
- Prior art keywords
- thick film
- substrate
- solder
- hole
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP976284A JPS59150495A (ja) | 1984-01-23 | 1984-01-23 | 厚膜回路基板の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP976284A JPS59150495A (ja) | 1984-01-23 | 1984-01-23 | 厚膜回路基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59150495A JPS59150495A (ja) | 1984-08-28 |
JPH0353793B2 true JPH0353793B2 (enrdf_load_stackoverflow) | 1991-08-16 |
Family
ID=11729283
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP976284A Granted JPS59150495A (ja) | 1984-01-23 | 1984-01-23 | 厚膜回路基板の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59150495A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6287476U (enrdf_load_stackoverflow) * | 1985-11-19 | 1987-06-04 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2147573C2 (de) * | 1971-09-23 | 1974-06-12 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zur Herstellung von mikroelektronischen Schaltungen |
JPS5234949U (enrdf_load_stackoverflow) * | 1975-09-03 | 1977-03-11 |
-
1984
- 1984-01-23 JP JP976284A patent/JPS59150495A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59150495A (ja) | 1984-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4385202A (en) | Electronic circuit interconnection system | |
KR100287393B1 (ko) | 기판용 부착 패드 및 땜납 상호접속부의 형성방법 | |
US4736521A (en) | Process for manufacturing a ceramic multi-layer substrate | |
US4472762A (en) | Electronic circuit interconnection system | |
US5897724A (en) | Method of producing a hybrid integrated circuit | |
US4546406A (en) | Electronic circuit interconnection system | |
EP0997941B1 (en) | Conductive paste and ceramic printed circuit substrate using the same | |
US5442145A (en) | Input/output terminal for electronic circuit device | |
JPH0353793B2 (enrdf_load_stackoverflow) | ||
JPH0730244A (ja) | バンプ電極、及び該バンプ電極の形成方法 | |
JP2717198B2 (ja) | プリント配線板におけるバンプの形成方法 | |
JP2788656B2 (ja) | 集積回路用パッケージの製造方法 | |
JP2629908B2 (ja) | 多層配線基板の給電構造 | |
JPS5856498A (ja) | 厚膜回路基板の製造方法 | |
JP2817873B2 (ja) | 混成集積回路基板及びその製造方法 | |
JPS63283051A (ja) | 混成集積回路装置用基板 | |
JPH05267496A (ja) | セラミックス配線基板の製造方法 | |
JPS6381839A (ja) | ろう付け方法 | |
JPS5842259A (ja) | 半導体パッケージの製造方法 | |
JP2000091501A (ja) | 電子部品搭載装置及びその製造方法 | |
JPH03255691A (ja) | プリント配線板 | |
JPS60170294A (ja) | ピン付き多層配線基板の製造方法 | |
JPH01140695A (ja) | 電子回路部品の製造方法 | |
JPS6194394A (ja) | 厚膜回路基板の製造方法 | |
JPH01238132A (ja) | 半田接続用電極及び半田接続用電極の製造方法 |