JPH0352226B2 - - Google Patents

Info

Publication number
JPH0352226B2
JPH0352226B2 JP59018747A JP1874784A JPH0352226B2 JP H0352226 B2 JPH0352226 B2 JP H0352226B2 JP 59018747 A JP59018747 A JP 59018747A JP 1874784 A JP1874784 A JP 1874784A JP H0352226 B2 JPH0352226 B2 JP H0352226B2
Authority
JP
Japan
Prior art keywords
transistors
flip
flop
gate electrodes
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59018747A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60163456A (ja
Inventor
Kazutami Arimoto
Michihiro Yamada
Koichiro Masuko
Toshifumi Kobayashi
Hiroshi Myamoto
Kiichi Morooka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP59018747A priority Critical patent/JPS60163456A/ja
Publication of JPS60163456A publication Critical patent/JPS60163456A/ja
Publication of JPH0352226B2 publication Critical patent/JPH0352226B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
JP59018747A 1984-02-03 1984-02-03 半導体集積回路 Granted JPS60163456A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59018747A JPS60163456A (ja) 1984-02-03 1984-02-03 半導体集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59018747A JPS60163456A (ja) 1984-02-03 1984-02-03 半導体集積回路

Publications (2)

Publication Number Publication Date
JPS60163456A JPS60163456A (ja) 1985-08-26
JPH0352226B2 true JPH0352226B2 (enrdf_load_stackoverflow) 1991-08-09

Family

ID=11980242

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59018747A Granted JPS60163456A (ja) 1984-02-03 1984-02-03 半導体集積回路

Country Status (1)

Country Link
JP (1) JPS60163456A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0810818B2 (ja) * 1986-11-07 1996-01-31 富士通株式会社 フリツプフロツプ回路
JP2874583B2 (ja) * 1995-02-10 1999-03-24 日本電気株式会社 半導体装置の入力保護回路

Also Published As

Publication number Publication date
JPS60163456A (ja) 1985-08-26

Similar Documents

Publication Publication Date Title
JP3467416B2 (ja) 半導体記憶装置及びその製造方法
US6972450B2 (en) SRAM cell design for soft error rate immunity
JPH10178110A (ja) 半導体記憶装置
US5227649A (en) Circuit layout and method for VLSI circuits having local interconnects
US6496435B2 (en) Sense amplifier control circuit of semiconductor memory device
US20040026759A1 (en) Semiconductor device with dram inside
JP4623885B2 (ja) 半導体記憶装置
JP2531827B2 (ja) 半導体装置及びその製造方法
JPH0752757B2 (ja) 半導体記憶装置
JP3684232B2 (ja) 半導体装置
JPS6325714B2 (enrdf_load_stackoverflow)
US20020024075A1 (en) Semiconductor memory device
JPH0352226B2 (enrdf_load_stackoverflow)
JP2002343939A (ja) 半導体メモリ素子におけるセンスアンプレイアウト方法及びこれを用いる半導体メモリ素子
JPS63160241A (ja) スタンダ−ドセル方式の半導体集積回路
JP2002009175A (ja) 半導体記憶装置
JP2001203278A (ja) 半導体記憶装置
JP2788783B2 (ja) 半導体集積回路
US6570264B2 (en) Semiconductor memory device
JP2001176988A (ja) 半導体記憶装置
JPH02280353A (ja) 半導体集積回路
JPS60167360A (ja) 半導体記憶装置
JP2704037B2 (ja) 半導体記憶回路装置
JPS584456B2 (ja) Ｍｏｓ シユウセキカイロ
US6218225B1 (en) Apparatus and method for high density CMOS gate arrays