JPH0348468B2 - - Google Patents

Info

Publication number
JPH0348468B2
JPH0348468B2 JP57079422A JP7942282A JPH0348468B2 JP H0348468 B2 JPH0348468 B2 JP H0348468B2 JP 57079422 A JP57079422 A JP 57079422A JP 7942282 A JP7942282 A JP 7942282A JP H0348468 B2 JPH0348468 B2 JP H0348468B2
Authority
JP
Japan
Prior art keywords
test
oscillation
signal
terminal
external lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57079422A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58196469A (ja
Inventor
Fukuyoshi Watanabe
Hiroshi Kurihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57079422A priority Critical patent/JPS58196469A/ja
Publication of JPS58196469A publication Critical patent/JPS58196469A/ja
Publication of JPH0348468B2 publication Critical patent/JPH0348468B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP57079422A 1982-05-12 1982-05-12 集積回路のテスト方法 Granted JPS58196469A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57079422A JPS58196469A (ja) 1982-05-12 1982-05-12 集積回路のテスト方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57079422A JPS58196469A (ja) 1982-05-12 1982-05-12 集積回路のテスト方法

Publications (2)

Publication Number Publication Date
JPS58196469A JPS58196469A (ja) 1983-11-15
JPH0348468B2 true JPH0348468B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-07-24

Family

ID=13689422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57079422A Granted JPS58196469A (ja) 1982-05-12 1982-05-12 集積回路のテスト方法

Country Status (1)

Country Link
JP (1) JPS58196469A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61191973A (ja) * 1985-02-20 1986-08-26 Fujitsu Ltd 試験回路をそなえた半導体集積回路
EP0752657A3 (en) * 1995-07-03 1997-07-23 Ford Motor Co Access control circuit in test mode
JPH09171060A (ja) * 1995-12-21 1997-06-30 Nec Corp 半導体集積回路
JP5999597B2 (ja) * 2012-10-04 2016-09-28 セイコーＮｐｃ株式会社 発振器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5629177A (en) * 1979-08-16 1981-03-23 Nec Corp Semiconductor integrated circuit device

Also Published As

Publication number Publication date
JPS58196469A (ja) 1983-11-15

Similar Documents

Publication Publication Date Title
KR940025183A (ko) 액티브-레벨로 배치가능한 핀을 갖는 집적회로 및 그 배치 방법
KR950012053B1 (ko) 마이크로프로세서 및 직접회로 장치
US5291425A (en) Test mode setting arrangement for use in microcomputer
US5479127A (en) Self-resetting bypass control for scan test
US5107523A (en) Processor clock governor
JPH0348468B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR960016809B1 (ko) 트리거 마스킹 기능을 갖는 트리거 신호 발생 회로
US7053685B2 (en) Frequency signal enabling apparatus and method thereof
JPS638612B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0133052B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2001273274A (ja) 半導体集積回路およびそのテストモード設定回路
JPS6331935B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH04306013A (ja) ラッチ回路装置
JP2599759B2 (ja) フリップフロップテスト方式
JP3070627B2 (ja) Ｃｐｕリセット回路
JPS5951624A (ja) 初期設定回路
KR930002026Y1 (ko) 주변장치의 프로그램을 위한 리세트회로
JP2526942B2 (ja) クロック発生回路
JPH0495785A (ja) 半導体集積回路装置
JPH02180428A (ja) リセット回路
JP2598088B2 (ja) 処理装置の簡易ステップ評価装置
JPH05268020A (ja) クロック切換回路
JP2544224Y2 (ja) マイクロコンピュータの時定数設定回路
JP2702147B2 (ja) 集積回路のテストモード設定回路
JPH11296400A (ja) モード設定回路