JPH0345538B2 - - Google Patents

Info

Publication number
JPH0345538B2
JPH0345538B2 JP58033771A JP3377183A JPH0345538B2 JP H0345538 B2 JPH0345538 B2 JP H0345538B2 JP 58033771 A JP58033771 A JP 58033771A JP 3377183 A JP3377183 A JP 3377183A JP H0345538 B2 JPH0345538 B2 JP H0345538B2
Authority
JP
Japan
Prior art keywords
resin
semiconductor element
flow
semiconductor
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58033771A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59159547A (ja
Inventor
Toshihiro Nomura
Kazuyuki Shimada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58033771A priority Critical patent/JPS59159547A/ja
Publication of JPS59159547A publication Critical patent/JPS59159547A/ja
Publication of JPH0345538B2 publication Critical patent/JPH0345538B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP58033771A 1983-03-03 1983-03-03 半導体素子の保護方法 Granted JPS59159547A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58033771A JPS59159547A (ja) 1983-03-03 1983-03-03 半導体素子の保護方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58033771A JPS59159547A (ja) 1983-03-03 1983-03-03 半導体素子の保護方法

Publications (2)

Publication Number Publication Date
JPS59159547A JPS59159547A (ja) 1984-09-10
JPH0345538B2 true JPH0345538B2 (enrdf_load_stackoverflow) 1991-07-11

Family

ID=12395708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58033771A Granted JPS59159547A (ja) 1983-03-03 1983-03-03 半導体素子の保護方法

Country Status (1)

Country Link
JP (1) JPS59159547A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62217645A (ja) * 1986-03-19 1987-09-25 Fujitsu Ltd 半導体装置の製造方法
US5087961A (en) * 1987-01-28 1992-02-11 Lsi Logic Corporation Semiconductor device package
JP2002164479A (ja) * 2000-11-22 2002-06-07 Niigata Seimitsu Kk 半導体装置およびその製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56129738U (enrdf_load_stackoverflow) * 1980-02-29 1981-10-02

Also Published As

Publication number Publication date
JPS59159547A (ja) 1984-09-10

Similar Documents

Publication Publication Date Title
JPH10308469A (ja) エポキシバリヤーが形成された基板及びこれを用いた半導体パッケージ
EP1191587B1 (en) Packaging structure and method for automotive components
JPH0883861A (ja) 半導体パッケージ被覆用金属箔材料および半導体装置
JP2951102B2 (ja) 混成集積回路
US5349233A (en) Lead frame and semiconductor module using the same having first and second islands and three distinct pluralities of leads and semiconductor module using the lead frame
JPH0345538B2 (enrdf_load_stackoverflow)
US7675150B2 (en) Electric circuit device and related manufacturing method
JPS63187652A (ja) 耐熱性樹脂封止半導体装置
JPS6167246A (ja) 混成集積回路装置
WO2000007234A1 (en) Semiconductor device and method for manufacturing the same
JPS60195955A (ja) 半導体装置
JPH09237869A (ja) 樹脂封止型パワーモジュール装置及びその製造方法
JPS6167247A (ja) 混成集積回路
JPS60140739A (ja) パツシベ−シヨン構造を備えたプラスチツクｉｃパツケ−ジ
JP3918303B2 (ja) 半導体パッケージ
JPH04341896A (ja) 半導体装置及びメモリーカード
JPH0142356Y2 (enrdf_load_stackoverflow)
JPS59193033A (ja) 半導体素子の封止方法
KR100650734B1 (ko) 에프비지에이 패키지
JPH0555412A (ja) 半導体装置
JPS5855601Y2 (ja) モ−ルド電子部品
JPH01132149A (ja) 樹脂封止型半導体装置
JPH02241041A (ja) 半導体素子の実装方法
JPH02281746A (ja) 半導体装置の実装構造
JPH02301156A (ja) 電子素子