JPH0344702B2 - - Google Patents

Info

Publication number
JPH0344702B2
JPH0344702B2 JP60001111A JP111185A JPH0344702B2 JP H0344702 B2 JPH0344702 B2 JP H0344702B2 JP 60001111 A JP60001111 A JP 60001111A JP 111185 A JP111185 A JP 111185A JP H0344702 B2 JPH0344702 B2 JP H0344702B2
Authority
JP
Japan
Prior art keywords
signal
circuit
transmission signal
clock
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60001111A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61159841A (ja
Inventor
Akihiro Yanai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP60001111A priority Critical patent/JPS61159841A/ja
Priority to US06/775,565 priority patent/US4689785A/en
Publication of JPS61159841A publication Critical patent/JPS61159841A/ja
Publication of JPH0344702B2 publication Critical patent/JPH0344702B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/407—Bus networks with decentralised control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L2012/4026—Bus for use in automation systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP60001111A 1984-09-14 1985-01-08 クロツク同期方式 Granted JPS61159841A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60001111A JPS61159841A (ja) 1985-01-08 1985-01-08 クロツク同期方式
US06/775,565 US4689785A (en) 1984-09-14 1985-09-13 Data transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60001111A JPS61159841A (ja) 1985-01-08 1985-01-08 クロツク同期方式

Publications (2)

Publication Number Publication Date
JPS61159841A JPS61159841A (ja) 1986-07-19
JPH0344702B2 true JPH0344702B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-07-08

Family

ID=11492354

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60001111A Granted JPS61159841A (ja) 1984-09-14 1985-01-08 クロツク同期方式

Country Status (1)

Country Link
JP (1) JPS61159841A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090219654A1 (en) * 2006-02-02 2009-09-03 Michael A Pugel Two Level Current Limiting Power Supply System

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5765946A (en) * 1980-10-13 1982-04-21 Hitachi Ltd Mfm demodulating circuit
JPS5794915A (en) * 1980-12-03 1982-06-12 Matsushita Electric Ind Co Ltd Demodulating circuit

Also Published As

Publication number Publication date
JPS61159841A (ja) 1986-07-19

Similar Documents

Publication Publication Date Title
EP0688447B1 (en) De-skewer for serial data bus
US4584695A (en) Digital PLL decoder
JPH0124385B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0194385B1 (en) Decoder for manchester encoded data
JPH01287490A (ja) ロランｃ航行信号伝送などにメッセージ通信を乗せる際に、航行誤差及び空間波航行位置誤差を減じるための方法及びシステム
JPH0344702B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4808970A (en) Decoding device for CMI code
JPH11252187A (ja) 二相変調ビットストリームのデコーディング及び非整数比を有する相対的自己同期周波数分割器
US5479456A (en) Automatic false synchronization correction mechanism for biphase-modulated signal reception
US5311559A (en) Apparatus for correcting waveform distortion
KR100200826B1 (ko) 위상동기 일치회로
JPH0157539B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0325101B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3240155B2 (ja) 並列データ伝送方式および並列データ受信装置
JPS5819056A (ja) クロツク再生回路
KR100526937B1 (ko) 디퍼런셜코드발생기
JPH0272719A (ja) スプリツトフエーズ復号回路
JP2754577B2 (ja) クロツク再生回路
JPS631128A (ja) 同期化制御方式
JPS62111550A (ja) クロツク制御回路
JPS6051353A (ja) バイポ−ラ符号復号回路
JPH1155235A (ja) デジタル通信装置
JPS5912654A (ja) 誤り訂正復号器の同期回路
JPH07221634A (ja) クロックの同期化
JPH0983354A (ja) Ｄｐｌｌ回路