JPH0344423B2 - - Google Patents

Info

Publication number
JPH0344423B2
JPH0344423B2 JP60227935A JP22793585A JPH0344423B2 JP H0344423 B2 JPH0344423 B2 JP H0344423B2 JP 60227935 A JP60227935 A JP 60227935A JP 22793585 A JP22793585 A JP 22793585A JP H0344423 B2 JPH0344423 B2 JP H0344423B2
Authority
JP
Japan
Prior art keywords
node
voltage
substrate
transistor
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60227935A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61218156A (ja
Inventor
Aran Piro Ronarudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS61218156A publication Critical patent/JPS61218156A/ja
Publication of JPH0344423B2 publication Critical patent/JPH0344423B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/205—Substrate bias-voltage generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP60227935A 1985-03-19 1985-10-15 基板バイアス発生回路 Granted JPS61218156A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US713668 1985-03-19
US06/713,668 US4701637A (en) 1985-03-19 1985-03-19 Substrate bias generators

Publications (2)

Publication Number Publication Date
JPS61218156A JPS61218156A (ja) 1986-09-27
JPH0344423B2 true JPH0344423B2 (en, 2012) 1991-07-05

Family

ID=24867016

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60227935A Granted JPS61218156A (ja) 1985-03-19 1985-10-15 基板バイアス発生回路

Country Status (5)

Country Link
US (1) US4701637A (en, 2012)
EP (1) EP0195236B1 (en, 2012)
JP (1) JPS61218156A (en, 2012)
CA (1) CA1256950A (en, 2012)
DE (1) DE3668716D1 (en, 2012)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6445157A (en) * 1987-08-13 1989-02-17 Toshiba Corp Semiconductor integrated circuit
US5196739A (en) * 1991-04-03 1993-03-23 National Semiconductor Corporation High voltage charge pump
US5394026A (en) * 1993-02-02 1995-02-28 Motorola Inc. Substrate bias generating circuit
US6232826B1 (en) * 1998-01-12 2001-05-15 Intel Corporation Charge pump avoiding gain degradation due to the body effect
US6069825A (en) * 1998-09-16 2000-05-30 Turbo Ic, Inc. Charge pump for word lines in programmable semiconductor memory array
US6037622A (en) * 1999-03-29 2000-03-14 Winbond Electronics Corporation Charge pump circuits for low supply voltages
JP3910765B2 (ja) * 1999-09-08 2007-04-25 株式会社東芝 電圧発生回路及びこれを用いた電圧転送回路
US6510062B2 (en) * 2001-06-25 2003-01-21 Switch Power, Inc. Method and circuit to bias output-side width modulation control in an isolating voltage converter system
JP2011205797A (ja) * 2010-03-25 2011-10-13 Toshiba Corp 昇圧回路
EP3200235A1 (en) * 2016-01-28 2017-08-02 Nxp B.V. Semiconductor switch device and a method of making a semiconductor switch device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4229667A (en) * 1978-08-23 1980-10-21 Rockwell International Corporation Voltage boosting substrate bias generator
JPS55162257A (en) * 1979-06-05 1980-12-17 Fujitsu Ltd Semiconductor element having substrate bias generator circuit
JPS5632758A (en) * 1979-08-27 1981-04-02 Fujitsu Ltd Substrate bias generating circuit
US4336466A (en) * 1980-06-30 1982-06-22 Inmos Corporation Substrate bias generator
US4322675A (en) * 1980-11-03 1982-03-30 Fairchild Camera & Instrument Corp. Regulated MOS substrate bias voltage generator for a static random access memory
US4403158A (en) * 1981-05-15 1983-09-06 Inmos Corporation Two-way regulated substrate bias generator
JPS57199335A (en) * 1981-06-02 1982-12-07 Toshiba Corp Generating circuit for substrate bias
JPS57204640A (en) * 1981-06-12 1982-12-15 Fujitsu Ltd Generating circuit of substrate bias voltage
US4438346A (en) * 1981-10-15 1984-03-20 Advanced Micro Devices, Inc. Regulated substrate bias generator for random access memory
US4571505A (en) * 1983-11-16 1986-02-18 Inmos Corporation Method and apparatus of reducing latch-up susceptibility in CMOS integrated circuits

Also Published As

Publication number Publication date
CA1256950A (en) 1989-07-04
EP0195236B1 (en) 1990-01-31
EP0195236A2 (en) 1986-09-24
JPS61218156A (ja) 1986-09-27
EP0195236A3 (en) 1986-11-20
US4701637A (en) 1987-10-20
DE3668716D1 (de) 1990-03-08

Similar Documents

Publication Publication Date Title
JP2771729B2 (ja) チャージポンプ回路
US4321661A (en) Apparatus for charging a capacitor
US6888399B2 (en) Semiconductor device equipped with a voltage step-up circuit
US4670668A (en) Substrate bias generator with power supply control means to sequence application of bias and power to prevent CMOS SCR latch-up
US6055193A (en) Charge pump circuits and devices containing such
EP0485016A2 (en) Integrated charge pump circuit with back bias voltage reduction
JPH0462868A (ja) 基板バイアス発生回路
US5386151A (en) Low voltage charge pumps using p-well driven MOS capacitors
JPH0210678Y2 (en, 2012)
JPH0344423B2 (en, 2012)
CN108964445B (zh) 具有降低的二极管阈值电压和开态电阻的切换电容器电荷泵
US4873668A (en) Integrated circuit in complementary circuit technology comprising a substrate bias generator
US6285240B1 (en) Low threshold MOS two phase negative charge pump
US4628215A (en) Drive circuit for substrate pump
KR930009056A (ko) 제1전압 부스팅 회로를 가진 집적 회로
JPH09266281A (ja) 昇圧回路
US4503550A (en) Dynamic CCD input source pulse generating circuit
US6552397B1 (en) Charge pump device formed on silicon-on-insulator and operation method
JPH0219979B2 (en, 2012)
JPH02122562A (ja) 半導体集積回路
JPS62160750A (ja) 基板電圧発生回路
JP3569354B2 (ja) 半導体昇圧回路
JPH0680824B2 (ja) Ｍｏｓトランジスタ閾値の自動設定装置
JPS5852869A (ja) 半導体装置
KR100244287B1 (ko) 씨모스펫