JPH0343651B2 - - Google Patents
Info
- Publication number
- JPH0343651B2 JPH0343651B2 JP60062052A JP6205285A JPH0343651B2 JP H0343651 B2 JPH0343651 B2 JP H0343651B2 JP 60062052 A JP60062052 A JP 60062052A JP 6205285 A JP6205285 A JP 6205285A JP H0343651 B2 JPH0343651 B2 JP H0343651B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- user
- main memory
- page
- valid bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60062052A JPS61221950A (ja) | 1985-03-28 | 1985-03-28 | アドレス変換方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60062052A JPS61221950A (ja) | 1985-03-28 | 1985-03-28 | アドレス変換方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61221950A JPS61221950A (ja) | 1986-10-02 |
| JPH0343651B2 true JPH0343651B2 (enExample) | 1991-07-03 |
Family
ID=13188991
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60062052A Granted JPS61221950A (ja) | 1985-03-28 | 1985-03-28 | アドレス変換方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61221950A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4575028B2 (ja) * | 2004-05-27 | 2010-11-04 | 株式会社日立製作所 | ディスクアレイ装置およびその制御方法 |
-
1985
- 1985-03-28 JP JP60062052A patent/JPS61221950A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61221950A (ja) | 1986-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4616311A (en) | Data processing system | |
| JP4608484B2 (ja) | ストレージの無効化、バッファ・エントリの消去 | |
| US8799621B2 (en) | Translation table control | |
| US4376297A (en) | Virtual memory addressing device | |
| US4400774A (en) | Cache addressing arrangement in a computer system | |
| JPH05257803A (ja) | 仮想記憶空間管理方法及びアドレス計算装置 | |
| US5956751A (en) | Computer memory management system using physical segmentation space allocation | |
| US5555395A (en) | System for memory table cache reloads in a reduced number of cycles using a memory controller to set status bits in the main memory table | |
| JPH0552540B2 (enExample) | ||
| JPH0654479B2 (ja) | 仮想記憶方式 | |
| JPS61141055A (ja) | 情報処理装置のアドレス変換方式 | |
| US6766435B1 (en) | Processor with a general register set that includes address translation registers | |
| US6567907B1 (en) | Avoiding mapping conflicts in a translation look-aside buffer | |
| JPH0343651B2 (enExample) | ||
| US6385712B1 (en) | Method and apparatus for segregation of virtual address space | |
| US7536498B2 (en) | Method and apparatus for address mapping | |
| JP2823038B2 (ja) | 論理ダイレクトメモリアクセス方式 | |
| JPS588073B2 (ja) | アドレス変換装置 | |
| JPH0320847A (ja) | キャッシュメモリ制御方式 | |
| JPS61262863A (ja) | アドレス変換テ−ブルの制御方法 | |
| JPS62120543A (ja) | メモリバンクの切替方式 | |
| JPH04205535A (ja) | コピーオンライト方式 | |
| JPH08147216A (ja) | データ処理装置 | |
| JP2618096B2 (ja) | キャッシュ管理方法 | |
| JPH05250263A (ja) | 仮想プロセッサ方式及び不揮発化記憶方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |