JPH0332818B2 - - Google Patents
Info
- Publication number
- JPH0332818B2 JPH0332818B2 JP59131476A JP13147684A JPH0332818B2 JP H0332818 B2 JPH0332818 B2 JP H0332818B2 JP 59131476 A JP59131476 A JP 59131476A JP 13147684 A JP13147684 A JP 13147684A JP H0332818 B2 JPH0332818 B2 JP H0332818B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- break
- signal output
- cpu
- queue
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Advance Control (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59131476A JPS619734A (ja) | 1984-06-26 | 1984-06-26 | プロセツサ制御方式 |
| DE8585107889T DE3583973D1 (de) | 1984-06-26 | 1985-06-26 | Informationsverarbeitungsanlage mit instruktionsvorabrufschaltung. |
| US06/749,143 US4747045A (en) | 1984-06-26 | 1985-06-26 | Information processing apparatus having an instruction prefetch circuit |
| EP85107889A EP0166431B1 (en) | 1984-06-26 | 1985-06-26 | An information processing apparatus having an instruction prefetch circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59131476A JPS619734A (ja) | 1984-06-26 | 1984-06-26 | プロセツサ制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS619734A JPS619734A (ja) | 1986-01-17 |
| JPH0332818B2 true JPH0332818B2 (OSRAM) | 1991-05-14 |
Family
ID=15058863
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59131476A Granted JPS619734A (ja) | 1984-06-26 | 1984-06-26 | プロセツサ制御方式 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4747045A (OSRAM) |
| EP (1) | EP0166431B1 (OSRAM) |
| JP (1) | JPS619734A (OSRAM) |
| DE (1) | DE3583973D1 (OSRAM) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6356732A (ja) * | 1986-08-27 | 1988-03-11 | Nec Corp | マイクロコンピユ−タシステム |
| JPS6398737A (ja) * | 1986-10-15 | 1988-04-30 | Mitsubishi Electric Corp | デ−タ処理装置 |
| JPS63245525A (ja) * | 1987-03-31 | 1988-10-12 | Toshiba Corp | マイクロプログラム処理装置 |
| US5026367A (en) * | 1988-03-18 | 1991-06-25 | Cardiovascular Laser Systems, Inc. | Laser angioplasty catheter and a method for use thereof |
| JPH0215340A (ja) * | 1988-07-04 | 1990-01-19 | Fujitsu Ltd | 状態履歴記憶装置の制御方式 |
| JP2810068B2 (ja) * | 1988-11-11 | 1998-10-15 | 株式会社日立製作所 | プロセッサシステム、コンピュータシステム及び命令処理方法 |
| JPH02234239A (ja) * | 1989-03-08 | 1990-09-17 | Ando Electric Co Ltd | 実行ブレーク制御回路 |
| EP0436341B1 (en) * | 1990-01-02 | 1997-05-07 | Motorola, Inc. | Sequential prefetch method for 1, 2 or 3 word instructions |
| DE69127992T2 (de) * | 1990-04-20 | 1998-06-04 | Hitachi Ltd | Mikroprozessor zur Buszykluseinfügung zwecks Informationslieferung für eine Emulation |
| JPH04177435A (ja) * | 1990-11-08 | 1992-06-24 | Nec Corp | 評価用プロセッサ |
| US5479616A (en) * | 1992-04-03 | 1995-12-26 | Cyrix Corporation | Exception handling for prefetched instruction bytes using valid bits to identify instructions that will cause an exception |
| JPH07182170A (ja) * | 1993-12-24 | 1995-07-21 | Ricoh Co Ltd | マイクロプロセッサ |
| KR100206887B1 (ko) * | 1995-12-31 | 1999-07-01 | 구본준 | 프로그램 오동작 방지를 위한 씨피유 |
| US5889981A (en) * | 1996-05-07 | 1999-03-30 | Lucent Technologies Inc. | Apparatus and method for decoding instructions marked with breakpoint codes to select breakpoint action from plurality of breakpoint actions |
| US6915416B2 (en) * | 2000-12-28 | 2005-07-05 | Texas Instruments Incorporated | Apparatus and method for microcontroller debugging |
| US7386712B2 (en) * | 2003-02-17 | 2008-06-10 | Hewlett-Packard Development Company, L.P. | Firmware developer user interface with break command polling |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3401376A (en) * | 1965-11-26 | 1968-09-10 | Burroughs Corp | Central processor |
| US3551895A (en) * | 1968-01-15 | 1970-12-29 | Ibm | Look-ahead branch detection system |
| US3577190A (en) * | 1968-06-26 | 1971-05-04 | Ibm | Apparatus in a digital computer for allowing the skipping of predetermined instructions in a sequence of instructions, in response to the occurrence of certain conditions |
| US3764988A (en) * | 1971-03-01 | 1973-10-09 | Hitachi Ltd | Instruction processing device using advanced control system |
| JPS5530892B2 (OSRAM) * | 1973-05-29 | 1980-08-14 | ||
| US4106090A (en) * | 1977-01-17 | 1978-08-08 | Fairchild Camera And Instrument Corporation | Monolithic microcomputer central processor |
| US4298933A (en) * | 1978-07-08 | 1981-11-03 | Tokyo Shibaura Denki Kabushiki Kaisha | Data-processing device including means to suppress the execution of unnecessary instructions |
| JPS56127247A (en) * | 1980-03-11 | 1981-10-05 | Toshiba Corp | Operation controller |
| US4438492A (en) * | 1980-08-01 | 1984-03-20 | Advanced Micro Devices, Inc. | Interruptable microprogram controller for microcomputer systems |
| JPS58189739A (ja) * | 1982-04-30 | 1983-11-05 | Hitachi Ltd | デ−タ処理システム |
| US4498136A (en) * | 1982-12-15 | 1985-02-05 | Ibm Corporation | Interrupt processor |
-
1984
- 1984-06-26 JP JP59131476A patent/JPS619734A/ja active Granted
-
1985
- 1985-06-26 EP EP85107889A patent/EP0166431B1/en not_active Expired
- 1985-06-26 DE DE8585107889T patent/DE3583973D1/de not_active Expired - Lifetime
- 1985-06-26 US US06/749,143 patent/US4747045A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP0166431A2 (en) | 1986-01-02 |
| EP0166431B1 (en) | 1991-09-04 |
| JPS619734A (ja) | 1986-01-17 |
| DE3583973D1 (de) | 1991-10-10 |
| US4747045A (en) | 1988-05-24 |
| EP0166431A3 (en) | 1987-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4090238A (en) | Priority vectored interrupt using direct memory access | |
| US4879646A (en) | Data processing system with a pipelined structure for editing trace memory contents and tracing operations during system debugging | |
| KR100588790B1 (ko) | 데이터처리기에서의후속명령처리에작용하는방법및장치 | |
| US5717952A (en) | DMA controller with mechanism for conditional action under control of status register, prespecified parameters, and condition field of channel command | |
| EP1324190B1 (en) | Data processing system having a read-modify-write unit | |
| JPH0332818B2 (OSRAM) | ||
| JPH0636515B2 (ja) | 通信プロセッサ装置 | |
| JPH0581935B2 (OSRAM) | ||
| KR100875377B1 (ko) | 처리 시스템에서 스택 팝 및 푸쉬 동작들을 수행하는 장치 및 방법 | |
| JPS61109147A (ja) | 命令フェッチ及び実行制御方法 | |
| US6581120B1 (en) | Interrupt controller | |
| JPH04140880A (ja) | ベクトル処理装置 | |
| EP0010196B1 (en) | Control circuit and process for digital storage devices | |
| US4967339A (en) | Operation control apparatus for a processor having a plurality of arithmetic devices | |
| EP0385136B1 (en) | Microprocessor cooperating with a coprocessor | |
| US5455918A (en) | Data transfer accelerating apparatus and method | |
| US5278840A (en) | Apparatus and method for data induced condition signalling | |
| US5287522A (en) | External procedure invocation apparatus utilizing internal branch vector interrupts and vector address generation, in a RISC chip | |
| US4807178A (en) | Programmable sequence controller having indirect and direct input/output apparatus | |
| US5440689A (en) | Interprocessor communication system for direct processor to processor communication between internal general purpose registers transparent to the execution of processors thereof | |
| US5050076A (en) | Prefetching queue control system | |
| JPS58115565A (ja) | デ−タ処理装置 | |
| JP2616542B2 (ja) | 疑似障害発生システム | |
| CA1303745C (en) | Apparatus and method for data induced condition signaling | |
| KR950008225B1 (ko) | 마이크로프로세서 시스템 |