JPH0326544B2 - - Google Patents

Info

Publication number
JPH0326544B2
JPH0326544B2 JP24211884A JP24211884A JPH0326544B2 JP H0326544 B2 JPH0326544 B2 JP H0326544B2 JP 24211884 A JP24211884 A JP 24211884A JP 24211884 A JP24211884 A JP 24211884A JP H0326544 B2 JPH0326544 B2 JP H0326544B2
Authority
JP
Japan
Prior art keywords
semiconductor component
cap
semiconductor
input
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP24211884A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61120451A (ja
Inventor
Yukio Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP24211884A priority Critical patent/JPS61120451A/ja
Priority to FR8513819A priority patent/FR2570383B1/fr
Publication of JPS61120451A publication Critical patent/JPS61120451A/ja
Publication of JPH0326544B2 publication Critical patent/JPH0326544B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP24211884A 1984-09-20 1984-11-16 半導体容器 Granted JPS61120451A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP24211884A JPS61120451A (ja) 1984-11-16 1984-11-16 半導体容器
FR8513819A FR2570383B1 (fr) 1984-09-20 1985-09-18 Composition stable conductrice de la chaleur et bloc de dispositif semi-conducteur dans lequel cette composition est utilisee

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24211884A JPS61120451A (ja) 1984-11-16 1984-11-16 半導体容器

Publications (2)

Publication Number Publication Date
JPS61120451A JPS61120451A (ja) 1986-06-07
JPH0326544B2 true JPH0326544B2 (enrdf_load_stackoverflow) 1991-04-11

Family

ID=17084561

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24211884A Granted JPS61120451A (ja) 1984-09-20 1984-11-16 半導体容器

Country Status (1)

Country Link
JP (1) JPS61120451A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04192552A (ja) * 1990-11-27 1992-07-10 Nec Corp 半導体素子用パッケージ
JPH05129482A (ja) * 1991-08-27 1993-05-25 Kyocera Corp 電子部品収納用パツケージ
JP4715049B2 (ja) * 2001-07-03 2011-07-06 株式会社デンソー 鋏め装置の着座検出機構及びその検出方法
JP4696621B2 (ja) * 2005-03-22 2011-06-08 ソニー株式会社 半導体装置

Also Published As

Publication number Publication date
JPS61120451A (ja) 1986-06-07

Similar Documents

Publication Publication Date Title
US4839716A (en) Semiconductor packaging
KR970013389A (ko) 반도체장치
JPS6376444A (ja) チツプキヤリア
US5200640A (en) Hermetic package having covers and a base providing for direct electrical connection
JPH0326544B2 (enrdf_load_stackoverflow)
JPS61234550A (ja) チツプキヤリア
JPH0487354A (ja) 半導体装置
JP2625236B2 (ja) 半導体パッケージの放熱構造
JPH046860A (ja) 半導体装置
JPH0658939B2 (ja) 半導体装置
JP2646994B2 (ja) ヒートシンク付ピングリッドアレイ
JPS63151053A (ja) 半導体装置
JPS6221251A (ja) 多層セラミツクパツケ−ジ
TWI237361B (en) Chip package structure
JPS62131555A (ja) 半導体集積回路装置
JPH04207059A (ja) 半導体装置
JP2756448B2 (ja) 半導体装置及びその試験方法
JPH0370163A (ja) 半導体装置
JPS63114240A (ja) 半導体装置
JPH01308057A (ja) マルチチップ・パッケージ
KR20030057189A (ko) 반도체패키지
JPH06163731A (ja) 半導体パッケージ
JPH0283955A (ja) 半導体装置
JPS60213047A (ja) チツプキヤリア
JPH04324963A (ja) 混成集積回路装置