JPH0325808B2 - - Google Patents

Info

Publication number
JPH0325808B2
JPH0325808B2 JP18240684A JP18240684A JPH0325808B2 JP H0325808 B2 JPH0325808 B2 JP H0325808B2 JP 18240684 A JP18240684 A JP 18240684A JP 18240684 A JP18240684 A JP 18240684A JP H0325808 B2 JPH0325808 B2 JP H0325808B2
Authority
JP
Japan
Prior art keywords
data
data buffer
buffer
address
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP18240684A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6160125A (ja
Inventor
Seiji Kazama
Yoshihiro Sadata
Hitoshi Kurita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP59182406A priority Critical patent/JPS6160125A/ja
Publication of JPS6160125A publication Critical patent/JPS6160125A/ja
Publication of JPH0325808B2 publication Critical patent/JPH0325808B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)
JP59182406A 1984-08-31 1984-08-31 バツフア制御方式 Granted JPS6160125A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59182406A JPS6160125A (ja) 1984-08-31 1984-08-31 バツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59182406A JPS6160125A (ja) 1984-08-31 1984-08-31 バツフア制御方式

Publications (2)

Publication Number Publication Date
JPS6160125A JPS6160125A (ja) 1986-03-27
JPH0325808B2 true JPH0325808B2 (cg-RX-API-DMAC10.html) 1991-04-09

Family

ID=16117743

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59182406A Granted JPS6160125A (ja) 1984-08-31 1984-08-31 バツフア制御方式

Country Status (1)

Country Link
JP (1) JPS6160125A (cg-RX-API-DMAC10.html)

Also Published As

Publication number Publication date
JPS6160125A (ja) 1986-03-27

Similar Documents

Publication Publication Date Title
US5870627A (en) System for managing direct memory access transfer in a multi-channel system using circular descriptor queue, descriptor FIFO, and receive status queue
EP0118446B1 (en) First-in, first-out (fifo) memory configuration for queue storage
US5374926A (en) Communications circuit having an interface for external address decoding
KR910003243B1 (ko) 데이타 패킷 정렬기 및 데이타 패킷 기억방법
JPS62233870A (ja) 順次通信制御装置
US5293381A (en) Byte tracking system and method
US6185207B1 (en) Communication system having a local area network adapter for selectively deleting information and method therefor
US6385671B1 (en) Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field
US6643716B2 (en) Method and apparatus for processing serial data using a single receive fifo
US6622183B1 (en) Data transmission buffer having frame counter feedback for re-transmitting aborted data frames
US7054962B2 (en) Embedded system having broadcast data storing controller
US7403521B2 (en) Multicast and broadcast operations in ethernet switches
US6584512B1 (en) Communication DMA device for freeing the data bus from the CPU and outputting divided data
JPH0325808B2 (cg-RX-API-DMAC10.html)
US7009981B1 (en) Asynchronous transfer mode system for, and method of, writing a cell payload between a control queue on one side of a system bus and a status queue on the other side of the system bus
JP3190214B2 (ja) データ送受信システム
JP4479064B2 (ja) 情報入出力装置
JP2000155737A (ja) デ―タパケット受信装置
JP3275664B2 (ja) 受信パケット情報管理システム
JP3057754B2 (ja) メモリ回路および分散処理システム
EP1347597A2 (en) Embedded system having multiple data receiving channels
JP2582461B2 (ja) セルスイッチ
JPH02181248A (ja) Ｄｍａシステム
JPS6160124A (ja) バツフアの制御方式
KR19990058397A (ko) 필드 버스의 아이사 버스와의 인터페이스 장치