JPS6160125A - バツフア制御方式 - Google Patents

バツフア制御方式

Info

Publication number
JPS6160125A
JPS6160125A JP59182406A JP18240684A JPS6160125A JP S6160125 A JPS6160125 A JP S6160125A JP 59182406 A JP59182406 A JP 59182406A JP 18240684 A JP18240684 A JP 18240684A JP S6160125 A JPS6160125 A JP S6160125A
Authority
JP
Japan
Prior art keywords
data
error
buffer
address
clump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59182406A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0325808B2 (cg-RX-API-DMAC10.html
Inventor
Seiji Kazama
風間　誠二
Yoshihiro Sadata
定田　義博
Hitoshi Kurita
栗田　仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panafacom Ltd
Original Assignee
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panafacom Ltd filed Critical Panafacom Ltd
Priority to JP59182406A priority Critical patent/JPS6160125A/ja
Publication of JPS6160125A publication Critical patent/JPS6160125A/ja
Publication of JPH0325808B2 publication Critical patent/JPH0325808B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)
JP59182406A 1984-08-31 1984-08-31 バツフア制御方式 Granted JPS6160125A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59182406A JPS6160125A (ja) 1984-08-31 1984-08-31 バツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59182406A JPS6160125A (ja) 1984-08-31 1984-08-31 バツフア制御方式

Publications (2)

Publication Number Publication Date
JPS6160125A true JPS6160125A (ja) 1986-03-27
JPH0325808B2 JPH0325808B2 (cg-RX-API-DMAC10.html) 1991-04-09

Family

ID=16117743

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59182406A Granted JPS6160125A (ja) 1984-08-31 1984-08-31 バツフア制御方式

Country Status (1)

Country Link
JP (1) JPS6160125A (cg-RX-API-DMAC10.html)

Also Published As

Publication number Publication date
JPH0325808B2 (cg-RX-API-DMAC10.html) 1991-04-09

Similar Documents

Publication Publication Date Title
US6253250B1 (en) Method and apparatus for bridging a plurality of buses and handling of an exception event to provide bus isolation
US5870627A (en) System for managing direct memory access transfer in a multi-channel system using circular descriptor queue, descriptor FIFO, and receive status queue
CA1191276A (en) Multiplexed first-in, first-out queues
US6629179B1 (en) Message signaled interrupt generating device and method
EP1775896B1 (en) Network on chip system employing an Advanced Extensible Interface (AXI) protocol
US5374926A (en) Communications circuit having an interface for external address decoding
ES2349488T3 (es) Controlador de acceso directo a memoria (dmac) para gestionar transferencias de longitudes desconocidas.
US20030074502A1 (en) Communication between two embedded processors
US20080209089A1 (en) Packet-Based Parallel Interface Protocol For A Serial Buffer Having A Parallel Processor Port
US5349683A (en) Bidirectional FIFO with parity generator/checker
US5293381A (en) Byte tracking system and method
JPH09179721A (ja) 先入れ先出しメモリのための標識検出
US7054962B2 (en) Embedded system having broadcast data storing controller
JPS6160125A (ja) バツフア制御方式
JP3190214B2 (ja) データ送受信システム
JP3220749B2 (ja) メモリー制御装置及びメモリー制御方法
JPH0458646A (ja) バッファ管理方式
KR100288373B1 (ko) 멀티 충전구 충전장치의 충전 방법
JP2000003332A (ja) 双方向バスサイズ変換回路
JPH02181248A (ja) Ｄｍａシステム
JPS62225050A (ja) 回線制御装置
KR20050059413A (ko) 데이터 전송회로
CN121144226A (zh) Sdio主设备间的通信方法及桥接系统、存储介质
JPH04369756A (ja) データ転送方法
KR100288374B1 (ko) 에스램을통한로컬버스와타블럭간의통신장치및방법