JPH0254982B2 - - Google Patents

Info

Publication number
JPH0254982B2
JPH0254982B2 JP59227019A JP22701984A JPH0254982B2 JP H0254982 B2 JPH0254982 B2 JP H0254982B2 JP 59227019 A JP59227019 A JP 59227019A JP 22701984 A JP22701984 A JP 22701984A JP H0254982 B2 JPH0254982 B2 JP H0254982B2
Authority
JP
Japan
Prior art keywords
pulse
circuit
input
output
frame counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59227019A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61116448A (ja
Inventor
Takashi Wakabayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59227019A priority Critical patent/JPS61116448A/ja
Publication of JPS61116448A publication Critical patent/JPS61116448A/ja
Publication of JPH0254982B2 publication Critical patent/JPH0254982B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59227019A 1984-10-29 1984-10-29 同期回路 Granted JPS61116448A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59227019A JPS61116448A (ja) 1984-10-29 1984-10-29 同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59227019A JPS61116448A (ja) 1984-10-29 1984-10-29 同期回路

Publications (2)

Publication Number Publication Date
JPS61116448A JPS61116448A (ja) 1986-06-03
JPH0254982B2 true JPH0254982B2 (cg-RX-API-DMAC7.html) 1990-11-26

Family

ID=16854237

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59227019A Granted JPS61116448A (ja) 1984-10-29 1984-10-29 同期回路

Country Status (1)

Country Link
JP (1) JPS61116448A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPS61116448A (ja) 1986-06-03

Similar Documents

Publication Publication Date Title
US5335337A (en) Programmable data transfer timing
US5946327A (en) Method and apparatus for converting between a multi-bit TDM bus and a single-bit TDM bus using digital logic
US6928574B1 (en) System and method for transferring data from a lower frequency clock domain to a higher frequency clock domain
US4596937A (en) Digital phase-locked loop
JPH0254982B2 (cg-RX-API-DMAC7.html)
JPS63232615A (ja) クロツク切替回路
JPH0282812A (ja) クロック切換方式
US4780896A (en) High speed digital counter slip control circuit
JPH0522277A (ja) 同期回路
SU536609A1 (ru) Устройство дл делени частоты следовани импульсов с дискретным управлением
JPS613544A (ja) 同期クロツク再生装置
JP2665257B2 (ja) クロック乗せ換え回路
KR0121155Y1 (ko) 망 동기장치의 신호 불연속 방지회로
GB2119188A (en) Digital phase-locked loop
JPH0444423A (ja) クロック同期回路
JPH0423637A (ja) データ受信装置
JPH0336812A (ja) 同期回路
JPH10257040A (ja) 位相設定回路
JPS6022542B2 (ja) 同期化回路
JPH0318142A (ja) データ速度変換回路
JPH08172427A (ja) 同期化回路
JPH01138831A (ja) フレーム同期回路
JPS59215115A (ja) 位相差検出回路
JP2000092034A (ja) カウンタインタフェース
JPS6245240A (ja) デイジタル信号同期回路