JPH0239868B2 - - Google Patents
Info
- Publication number
- JPH0239868B2 JPH0239868B2 JP58225814A JP22581483A JPH0239868B2 JP H0239868 B2 JPH0239868 B2 JP H0239868B2 JP 58225814 A JP58225814 A JP 58225814A JP 22581483 A JP22581483 A JP 22581483A JP H0239868 B2 JPH0239868 B2 JP H0239868B2
- Authority
- JP
- Japan
- Prior art keywords
- polycrystalline silicon
- layer
- channel
- gate
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32105—Oxidation of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76889—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58225814A JPS60117766A (ja) | 1983-11-30 | 1983-11-30 | 半導体装置 |
US06/675,768 US4716131A (en) | 1983-11-28 | 1984-11-28 | Method of manufacturing semiconductor device having polycrystalline silicon layer with metal silicide film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58225814A JPS60117766A (ja) | 1983-11-30 | 1983-11-30 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60117766A JPS60117766A (ja) | 1985-06-25 |
JPH0239868B2 true JPH0239868B2 (enrdf_load_stackoverflow) | 1990-09-07 |
Family
ID=16835209
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58225814A Granted JPS60117766A (ja) | 1983-11-28 | 1983-11-30 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60117766A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63204628A (ja) * | 1987-02-19 | 1988-08-24 | Nec Corp | 半導体集積回路 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5568675A (en) * | 1978-11-17 | 1980-05-23 | Toshiba Corp | Fabrication of complementary mos transistor |
JPS56137675A (en) * | 1980-03-31 | 1981-10-27 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Semiconductor device and manufacture thereof |
JPS58191467A (ja) * | 1982-04-30 | 1983-11-08 | Sharp Corp | 半導体装置の製造方法 |
-
1983
- 1983-11-30 JP JP58225814A patent/JPS60117766A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60117766A (ja) | 1985-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900008207B1 (ko) | 반도체기억장치 | |
EP0096734B1 (en) | Stacked complementary metal oxide semiconductor inverter | |
JP4872395B2 (ja) | シリコン酸化膜形成法、容量素子の製法及び半導体装置の製法 | |
US4901134A (en) | Semiconductor device and manufacturing method thereof | |
JP2002164536A (ja) | 半導体装置及びその製造方法 | |
US5654241A (en) | Method for manufacturing a semiconductor device having reduced resistance of diffusion layers and gate electrodes | |
JPS6245708B2 (enrdf_load_stackoverflow) | ||
JPH0361338B2 (enrdf_load_stackoverflow) | ||
US4517731A (en) | Double polysilicon process for fabricating CMOS integrated circuits | |
JPH0644572B2 (ja) | 半導体装置の製造方法 | |
JPS6010754A (ja) | 半導体装置及びその製造方法 | |
JP3394022B2 (ja) | 半導体装置及びその製造方法 | |
US5521416A (en) | Semiconductor device having gate electrode and impurity diffusion layer different in conductivity type and method of manufacturing the same | |
JPH0239868B2 (enrdf_load_stackoverflow) | ||
JPH06101475B2 (ja) | 半導体装置の製造方法 | |
JP2817518B2 (ja) | 半導体装置およびその製造方法 | |
JPS6334619B2 (enrdf_load_stackoverflow) | ||
JP3196241B2 (ja) | 半導体装置の製造方法 | |
JP3088556B2 (ja) | 半導体装置の製法 | |
JPH08241988A (ja) | 半導体集積回路装置およびその製造方法 | |
JPH10284438A (ja) | 半導体集積回路及びその製造方法 | |
JPS59115554A (ja) | 半導体装置の製造方法 | |
JPS61194764A (ja) | 半導体装置の製造方法 | |
JPS62203363A (ja) | 半導体装置の製造方法 | |
JPH02203565A (ja) | 半導体装置及びその製造方法 |