JPH0237093B2 - - Google Patents
Info
- Publication number
- JPH0237093B2 JPH0237093B2 JP56009085A JP908581A JPH0237093B2 JP H0237093 B2 JPH0237093 B2 JP H0237093B2 JP 56009085 A JP56009085 A JP 56009085A JP 908581 A JP908581 A JP 908581A JP H0237093 B2 JPH0237093 B2 JP H0237093B2
- Authority
- JP
- Japan
- Prior art keywords
- silicon substrate
- film
- gate electrode
- semiconductor device
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
- H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
-
- H10D64/0112—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
-
- H10P76/4085—
Landscapes
- Electrodes Of Semiconductors (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56009085A JPS57124476A (en) | 1981-01-26 | 1981-01-26 | Manufacture of semiconductor device |
| US06/645,536 US4622735A (en) | 1980-12-12 | 1984-08-29 | Method for manufacturing a semiconductor device utilizing self-aligned silicide regions |
| US06/832,647 US4830971A (en) | 1980-12-12 | 1986-02-25 | Method for manufacturing a semiconductor device utilizing self-aligned contact regions |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56009085A JPS57124476A (en) | 1981-01-26 | 1981-01-26 | Manufacture of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57124476A JPS57124476A (en) | 1982-08-03 |
| JPH0237093B2 true JPH0237093B2 (enExample) | 1990-08-22 |
Family
ID=11710773
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56009085A Granted JPS57124476A (en) | 1980-12-12 | 1981-01-26 | Manufacture of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57124476A (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58161372A (ja) * | 1982-02-10 | 1983-09-24 | Nec Corp | Mos集積回路の製造方法 |
| JPS5999774A (ja) * | 1982-11-29 | 1984-06-08 | Fujitsu Ltd | 半導体装置の製造方法 |
| JPH0644572B2 (ja) * | 1983-03-23 | 1994-06-08 | 株式会社東芝 | 半導体装置の製造方法 |
| US4503601A (en) * | 1983-04-18 | 1985-03-12 | Ncr Corporation | Oxide trench structure for polysilicon gates and interconnects |
| JPS6037770A (ja) * | 1983-08-10 | 1985-02-27 | Seiko Epson Corp | 半導体装置 |
| JPS61129873A (ja) * | 1984-11-28 | 1986-06-17 | Seiko Epson Corp | 半導体製造装置 |
| CA1235824A (en) * | 1985-06-28 | 1988-04-26 | Vu Q. Ho | Vlsi mosfet circuits using refractory metal and/or refractory metal silicide |
| JPS62162362A (ja) * | 1986-01-10 | 1987-07-18 | Mitsubishi Electric Corp | Mos型集積回路及びその製造方法 |
| JPH01298768A (ja) * | 1988-05-27 | 1989-12-01 | Sony Corp | Misトランジスタの製造方法 |
-
1981
- 1981-01-26 JP JP56009085A patent/JPS57124476A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57124476A (en) | 1982-08-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2806477B2 (ja) | 浅いシリサイドの接合の製造方法 | |
| US6248637B1 (en) | Process for manufacturing MOS Transistors having elevated source and drain regions | |
| US5097300A (en) | Semiconductor device and manufacturing method thereof | |
| JP2692617B2 (ja) | 半導体装置の製造方法 | |
| JPH10284728A (ja) | コバルトシリサイド膜を有するmosfetの製造方法 | |
| US6218276B1 (en) | Silicide encapsulation of polysilicon gate and interconnect | |
| JPH09129752A (ja) | Cmos集積回路の製造方法 | |
| US6081007A (en) | Semiconductor device comprising MIS transistor with high concentration channel injection region | |
| JP2675713B2 (ja) | 半導体装置及びその製造方法 | |
| JPH0237093B2 (enExample) | ||
| JPH08213610A (ja) | 電界効果型半導体装置及びその製造方法 | |
| JP3391181B2 (ja) | 半導体装置及びその製造方法 | |
| JP3190858B2 (ja) | 半導体装置およびその製造方法 | |
| JP3129867B2 (ja) | 半導体装置の製造方法 | |
| JPS6226573B2 (enExample) | ||
| EP0851486A1 (en) | A process for manufacturing a semiconductor device | |
| JPH05218417A (ja) | 集積回路トランジスタ構成体及びその製造方法 | |
| JPH09162392A (ja) | 半導体装置 | |
| US6500740B1 (en) | Process for fabricating semiconductor devices in which the distribution of dopants is controlled | |
| KR100401500B1 (ko) | 반도체장치의 제조방법 | |
| JPH05335503A (ja) | 半導体装置の製造方法 | |
| KR100266017B1 (ko) | 반도체장치의제조방법 | |
| JP3380069B2 (ja) | Mos半導体装置の製造方法 | |
| JPH07249761A (ja) | 半導体装置の製造方法及び半導体装置 | |
| KR100226748B1 (ko) | 반도체 소자의 접합 제조방법 |