JPH023621Y2 - - Google Patents

Info

Publication number
JPH023621Y2
JPH023621Y2 JP1984000403U JP40384U JPH023621Y2 JP H023621 Y2 JPH023621 Y2 JP H023621Y2 JP 1984000403 U JP1984000403 U JP 1984000403U JP 40384 U JP40384 U JP 40384U JP H023621 Y2 JPH023621 Y2 JP H023621Y2
Authority
JP
Japan
Prior art keywords
bonding pads
chip
container
bonding
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1984000403U
Other languages
English (en)
Japanese (ja)
Other versions
JPS60113636U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1984000403U priority Critical patent/JPS60113636U/ja
Publication of JPS60113636U publication Critical patent/JPS60113636U/ja
Application granted granted Critical
Publication of JPH023621Y2 publication Critical patent/JPH023621Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49112—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting a common bonding area on the semiconductor or solid-state body to different bonding areas outside the body, e.g. diverging wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP1984000403U 1984-01-06 1984-01-06 半導体集積回路装置 Granted JPS60113636U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984000403U JPS60113636U (ja) 1984-01-06 1984-01-06 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984000403U JPS60113636U (ja) 1984-01-06 1984-01-06 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS60113636U JPS60113636U (ja) 1985-08-01
JPH023621Y2 true JPH023621Y2 (en:Method) 1990-01-29

Family

ID=30472210

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984000403U Granted JPS60113636U (ja) 1984-01-06 1984-01-06 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS60113636U (en:Method)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0636578Y2 (ja) * 1987-04-10 1994-09-21 日本電気株式会社 半導体集積回路
JP2679669B2 (ja) * 1995-02-28 1997-11-19 日本電気株式会社 半導体装置
JP4566860B2 (ja) * 2005-08-19 2010-10-20 ルネサスエレクトロニクス株式会社 半導体集積回路装置の設計装置および配線方法ならびにプログラム
JP2015173205A (ja) * 2014-03-12 2015-10-01 株式会社東芝 半導体装置及びワイヤボンディング装置

Also Published As

Publication number Publication date
JPS60113636U (ja) 1985-08-01

Similar Documents

Publication Publication Date Title
JP4068336B2 (ja) 半導体装置
US5596225A (en) Leadframe for an integrated circuit package which electrically interconnects multiple integrated circuit die
JPS5936249U (ja) 少くとも１つの集積回路デバイスのためのフラツト・パツケ−ジ
JPH04179264A (ja) 樹脂封止型半導体装置
JPH064595Y2 (ja) ハイブリッドｉｃ
JP3138539B2 (ja) 半導体装置及びｃｏｂ基板
JPH023621Y2 (en:Method)
US5801927A (en) Ceramic package used for semiconductor chips different in layout of bonding pads
JP2618883B2 (ja) 半導体装置
JPH02229461A (ja) 半導体装置
JPH0719165Y2 (ja) マルチチップ構造
JPH0787236B2 (ja) 半導体実装装置
JPH0142344Y2 (en:Method)
JP2587722Y2 (ja) 半導体装置
JPH06103731B2 (ja) 半導体パッケ−ジ
JPS6375069U (en:Method)
JPH0631723Y2 (ja) 半導体装置
KR100230750B1 (ko) 반도체 패키지
JP2826518B2 (ja) 半導体装置
JP2562773Y2 (ja) 半導体集積回路素子
JPH0428245A (ja) 半導体装置
JPH0387054A (ja) 半導体装置
JPH0710972U (ja) 回路基板
JPH04364062A (ja) 半導体装置
JPS61232651A (ja) 半導体実装方法