JPH022296B2 - - Google Patents
Info
- Publication number
- JPH022296B2 JPH022296B2 JP57050405A JP5040582A JPH022296B2 JP H022296 B2 JPH022296 B2 JP H022296B2 JP 57050405 A JP57050405 A JP 57050405A JP 5040582 A JP5040582 A JP 5040582A JP H022296 B2 JPH022296 B2 JP H022296B2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- resistor
- resistance
- elements
- same
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/201—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
- H10D84/204—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
- H10D84/209—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of only resistors
Landscapes
- Formation Of Insulating Films (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57050405A JPS5821365A (ja) | 1982-03-29 | 1982-03-29 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57050405A JPS5821365A (ja) | 1982-03-29 | 1982-03-29 | 半導体集積回路装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP48097567A Division JPS5947463B2 (ja) | 1973-08-29 | 1973-08-29 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5821365A JPS5821365A (ja) | 1983-02-08 |
JPH022296B2 true JPH022296B2 (enrdf_load_stackoverflow) | 1990-01-17 |
Family
ID=12857949
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57050405A Granted JPS5821365A (ja) | 1982-03-29 | 1982-03-29 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5821365A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6180519U (enrdf_load_stackoverflow) * | 1984-10-31 | 1986-05-29 | ||
JP3028420B2 (ja) * | 1988-09-05 | 2000-04-04 | セイコーエプソン株式会社 | 半導体集積装置 |
JPH0521718A (ja) * | 1991-07-10 | 1993-01-29 | Mitsubishi Electric Corp | R−2rラダー抵抗装置 |
-
1982
- 1982-03-29 JP JP57050405A patent/JPS5821365A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5821365A (ja) | 1983-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8580685B2 (en) | Integrated circuit having interleaved gridded features, mask set, and method for printing | |
CN110824847B (zh) | 提高套刻精度的刻蚀方法 | |
US4806457A (en) | Method of manufacturing integrated circuit semiconductor device | |
US5439765A (en) | Photomask for semiconductor integrated circuit device | |
JPH022295B2 (enrdf_load_stackoverflow) | ||
JPH022296B2 (enrdf_load_stackoverflow) | ||
JP3164779B2 (ja) | ホトマスク | |
JPS5947463B2 (ja) | 半導体集積回路装置 | |
US6368754B1 (en) | Reticle used for fabrication of semiconductor device | |
JPS5821433B2 (ja) | 半導体集積回路装置の製造方法 | |
JPH0795543B2 (ja) | エツチング方法 | |
JPH05243115A (ja) | 半導体装置の製造方法 | |
JPH0448715A (ja) | 半導体装置の製造方法 | |
JPS60235426A (ja) | 半導体集積回路装置の製造方法 | |
JPH02189913A (ja) | 半導体装置のパターン形成方法 | |
KR0135695B1 (ko) | 반도체소자 | |
KR100268425B1 (ko) | 마스크 패턴 레이아웃 구조 | |
JP3270359B2 (ja) | 半導体装置製造用フォトレチクル | |
JPH1140670A (ja) | 半導体装置およびその製造方法 | |
JPH07161633A (ja) | 半導体装置を形成する方法 | |
KR19990039033A (ko) | 테스트 패턴 형성 방법 | |
JPS6223862B2 (enrdf_load_stackoverflow) | ||
US6258490B1 (en) | Transmission control mask utilized to reduce foreshortening effects | |
JPS622764Y2 (enrdf_load_stackoverflow) | ||
KR0167608B1 (ko) | 롬의 게이트 전극 제조 방법 |