JPH022178B2 - - Google Patents

Info

Publication number
JPH022178B2
JPH022178B2 JP3496484A JP3496484A JPH022178B2 JP H022178 B2 JPH022178 B2 JP H022178B2 JP 3496484 A JP3496484 A JP 3496484A JP 3496484 A JP3496484 A JP 3496484A JP H022178 B2 JPH022178 B2 JP H022178B2
Authority
JP
Japan
Prior art keywords
access
mcu
pipeline
control device
priority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3496484A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60178566A (ja
Inventor
Hidehiko Nishida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3496484A priority Critical patent/JPS60178566A/ja
Priority to CA000469910A priority patent/CA1221464A/en
Priority to EP84402614A priority patent/EP0147295B1/en
Priority to DE8484402614T priority patent/DE3484235D1/de
Priority to US06/682,316 priority patent/US4718006A/en
Priority to AU36857/84A priority patent/AU554059B2/en
Priority to KR1019840008243A priority patent/KR890004995B1/ko
Priority to BR8406678A priority patent/BR8406678A/pt
Priority to ES539033A priority patent/ES8602272A1/es
Publication of JPS60178566A publication Critical patent/JPS60178566A/ja
Publication of JPH022178B2 publication Critical patent/JPH022178B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
JP3496484A 1983-12-26 1984-02-25 アクセス制御方式 Granted JPS60178566A (ja)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP3496484A JPS60178566A (ja) 1984-02-25 1984-02-25 アクセス制御方式
CA000469910A CA1221464A (en) 1983-12-26 1984-12-12 Data processor system having improved data throughput of multiprocessor system
EP84402614A EP0147295B1 (en) 1983-12-26 1984-12-17 Data processing system including a plurality of multiprocessor systems
DE8484402614T DE3484235D1 (de) 1983-12-26 1984-12-17 Datenverarbeitungssystem mit mehreren multiprozessorsystemen.
US06/682,316 US4718006A (en) 1983-12-26 1984-12-17 Data processor system having improved data throughput in a multiprocessor system
AU36857/84A AU554059B2 (en) 1983-12-26 1984-12-18 A data processor system having improved data throughput of multiprocessor system
KR1019840008243A KR890004995B1 (ko) 1983-12-26 1984-12-21 멀티프로세서 시스템의 향상된 데이타 처리능력을 갖는 데이타 처리시스템 및 방법
BR8406678A BR8406678A (pt) 1983-12-26 1984-12-21 Sistema processador de dados incluindo uma pluralidade de sistemas multiprocessadores e processo para processamento de dados em uma unidade de controle de memoria fornecida em um sistema multiprocessador
ES539033A ES8602272A1 (es) 1983-12-26 1984-12-24 Una instalacion de tratamiento de datos que incluye una pluralidad de dispositivos multiprocesadores.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3496484A JPS60178566A (ja) 1984-02-25 1984-02-25 アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS60178566A JPS60178566A (ja) 1985-09-12
JPH022178B2 true JPH022178B2 (es) 1990-01-17

Family

ID=12428825

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3496484A Granted JPS60178566A (ja) 1983-12-26 1984-02-25 アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS60178566A (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63284660A (ja) * 1987-05-16 1988-11-21 Nec Corp プロセッサ間通信方式
JP4715219B2 (ja) * 2005-02-10 2011-07-06 ソニー株式会社 共有メモリ装置
JP2006221433A (ja) * 2005-02-10 2006-08-24 Sony Corp 共有メモリ装置

Also Published As

Publication number Publication date
JPS60178566A (ja) 1985-09-12

Similar Documents

Publication Publication Date Title
US5845329A (en) Parallel computer
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
US4814970A (en) Multiple-hierarchical-level multiprocessor system
US4449183A (en) Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
US5375215A (en) Multiprocessor system having shared memory divided into a plurality of banks with access queues corresponding to each bank
US5155854A (en) System for arbitrating communication requests using multi-pass control unit based on availability of system resources
US4901230A (en) Computer vector multiprocessing control with multiple access memory and priority conflict resolution method
US4661900A (en) Flexible chaining in vector processor with selective use of vector registers as operand and result registers
KR890004995B1 (ko) 멀티프로세서 시스템의 향상된 데이타 처리능력을 갖는 데이타 처리시스템 및 방법
EP0721164A2 (en) Crossbar switch apparatus and protocol
EP0389001B1 (en) Computer vector multiprocessing control
US5377341A (en) Buffer storage control system
JPS62266642A (ja) デ−タ処理装置
US6701388B1 (en) Apparatus and method for the exchange of signal groups between a plurality of components in a digital signal processor having a direct memory access controller
JPH022178B2 (es)
JP3808525B2 (ja) ライト及び／もしくはリードアクセス優先順位管理装置
EP0531004A2 (en) Multiprocessor data processing with cross interrogate synchronization mechanism
EP1193607B1 (en) Apparatus and method for the exchange of signal groups between a plurality of components in a digital signal processor having a direct memory access controller
JPH0234062B2 (ja) Maruchipurosetsusashisutemuniokerumemoriakusesuseigyohoshiki
JPH0218639A (ja) モジュール式メモリ
JPH05282242A (ja) バス制御方式
CA1309503C (en) Selective receiver for each processor in a multiple processor system
JP2643116B2 (ja) 主記憶制御装置
JP2976700B2 (ja) プロセッサ間同期制御方式
JP3317150B2 (ja) 情報処理装置