JPH0217820B2 - - Google Patents
Info
- Publication number
- JPH0217820B2 JPH0217820B2 JP2624785A JP2624785A JPH0217820B2 JP H0217820 B2 JPH0217820 B2 JP H0217820B2 JP 2624785 A JP2624785 A JP 2624785A JP 2624785 A JP2624785 A JP 2624785A JP H0217820 B2 JPH0217820 B2 JP H0217820B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- processor
- signal
- common
- processors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2624785A JPS61187067A (ja) | 1985-02-15 | 1985-02-15 | マルチプロセサシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2624785A JPS61187067A (ja) | 1985-02-15 | 1985-02-15 | マルチプロセサシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61187067A JPS61187067A (ja) | 1986-08-20 |
| JPH0217820B2 true JPH0217820B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1990-04-23 |
Family
ID=12187957
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2624785A Granted JPS61187067A (ja) | 1985-02-15 | 1985-02-15 | マルチプロセサシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61187067A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1985
- 1985-02-15 JP JP2624785A patent/JPS61187067A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61187067A (ja) | 1986-08-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4449183A (en) | Arbitration scheme for a multiported shared functional device for use in multiprocessing systems | |
| EP0369264B1 (en) | Multiprocessor system having distributed shared resources and deadlock prevention | |
| JP2986176B2 (ja) | バス権制御方式およびバスシステム | |
| JPH0354375B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| ATE86772T1 (de) | Schnittstelle und verfahren fuer buszugriff in einem rechner. | |
| US6275890B1 (en) | Low latency data path in a cross-bar switch providing dynamically prioritized bus arbitration | |
| US6279066B1 (en) | System for negotiating access to a shared resource by arbitration logic in a shared resource negotiator | |
| JPH04283805A (ja) | マイクロプロセッサシステムを動作させるための装置 | |
| JPH0217820B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPH0210459A (ja) | バス使用権決定方式 | |
| JPH0330175B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US6499087B1 (en) | Synchronous memory sharing based on cycle stealing | |
| JP2990692B2 (ja) | バス獲得制御方式 | |
| JP2564321B2 (ja) | バス制御方式 | |
| JPS63175964A (ja) | 共有メモリ | |
| JPH0234062B2 (ja) | Maruchipurosetsusashisutemuniokerumemoriakusesuseigyohoshiki | |
| JPS59229662A (ja) | 共有メモリ制御回路 | |
| JP2946561B2 (ja) | マルチプロセッサシステム | |
| JPS63214866A (ja) | 共有バス制御回路 | |
| KR100258631B1 (ko) | 멀티 프로세서 시스템의 버스 사용권 중재 장치 | |
| JPH11203253A (ja) | 共有資源排他アクセス制御方式 | |
| KR910005480Y1 (ko) | 버스 분배회로 | |
| JPS6152766A (ja) | マルチプロセツサ制御方式 | |
| JPS61294572A (ja) | マルチプロセツサシステム | |
| JPS63247857A (ja) | アクセス調停回路 |