JPH0215094B2 - - Google Patents

Info

Publication number
JPH0215094B2
JPH0215094B2 JP56110859A JP11085981A JPH0215094B2 JP H0215094 B2 JPH0215094 B2 JP H0215094B2 JP 56110859 A JP56110859 A JP 56110859A JP 11085981 A JP11085981 A JP 11085981A JP H0215094 B2 JPH0215094 B2 JP H0215094B2
Authority
JP
Japan
Prior art keywords
processor
slave
slave processor
main
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56110859A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5814266A (ja
Inventor
Tatsuya Kano
Manabu Iwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56110859A priority Critical patent/JPS5814266A/ja
Publication of JPS5814266A publication Critical patent/JPS5814266A/ja
Publication of JPH0215094B2 publication Critical patent/JPH0215094B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP56110859A 1981-07-17 1981-07-17 マルチプロセツサ装置の制御方式 Granted JPS5814266A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56110859A JPS5814266A (ja) 1981-07-17 1981-07-17 マルチプロセツサ装置の制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56110859A JPS5814266A (ja) 1981-07-17 1981-07-17 マルチプロセツサ装置の制御方式

Publications (2)

Publication Number Publication Date
JPS5814266A JPS5814266A (ja) 1983-01-27
JPH0215094B2 true JPH0215094B2 (es) 1990-04-11

Family

ID=14546475

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56110859A Granted JPS5814266A (ja) 1981-07-17 1981-07-17 マルチプロセツサ装置の制御方式

Country Status (1)

Country Link
JP (1) JPS5814266A (es)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0666593U (ja) * 1993-03-02 1994-09-20 積水樹脂株式会社 物干しハンガー

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04294440A (ja) * 1991-03-22 1992-10-19 Koufu Nippon Denki Kk プロセッサ間データ転送システム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0666593U (ja) * 1993-03-02 1994-09-20 積水樹脂株式会社 物干しハンガー

Also Published As

Publication number Publication date
JPS5814266A (ja) 1983-01-27

Similar Documents

Publication Publication Date Title
JPS5837585B2 (ja) ケイサンキソウチ
CA1158737A (en) Shared synchronous memory multiprocessing arrangement
JPS5853379B2 (ja) 多重処理装置マイクロコンピュ−タ
JPH0354375B2 (es)
JPS60198667A (ja) プロセツサとメモリを内蔵する集積回路
JPS6152507B2 (es)
JPH0215094B2 (es)
JPS63175962A (ja) 直接メモリアクセス制御装置とマルチマイクロコンピュータシステム内におけるデータ転送方法
JPS5622160A (en) Data processing system having additional processor
CA1105148A (en) Direct memory access expander unit for use with a microprocessor
JPS6315953Y2 (es)
JPS6240565A (ja) メモリ制御方式
JP2705955B2 (ja) 並列情報処理装置
JPH0562384B2 (es)
JPS6363941B2 (es)
JP2982301B2 (ja) コンピュータ装置
JP2610971B2 (ja) 中央処理装置間ダイレクトメモリアクセス方式
JPS6162158A (ja) デ−タ授受システム
JPH04225458A (ja) コンピュータ
JPS63278168A (ja) バス制御装置
JP2505792B2 (ja) マイクロコンピュ−タシステム
JPH0575140B2 (es)
JPS6362068A (ja) プロセツサ間のインタフエ−ス回路
JPS5975354A (ja) プロセッサ装置
JPH06208542A (ja) バス争奪方式