JPH0210626B2 - - Google Patents
Info
- Publication number
- JPH0210626B2 JPH0210626B2 JP58186790A JP18679083A JPH0210626B2 JP H0210626 B2 JPH0210626 B2 JP H0210626B2 JP 58186790 A JP58186790 A JP 58186790A JP 18679083 A JP18679083 A JP 18679083A JP H0210626 B2 JPH0210626 B2 JP H0210626B2
- Authority
- JP
- Japan
- Prior art keywords
- line adapter
- read
- line
- control
- microprocessor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58186790A JPS6079847A (ja) | 1983-10-07 | 1983-10-07 | 通信制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58186790A JPS6079847A (ja) | 1983-10-07 | 1983-10-07 | 通信制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6079847A JPS6079847A (ja) | 1985-05-07 |
| JPH0210626B2 true JPH0210626B2 (cs) | 1990-03-08 |
Family
ID=16194629
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58186790A Granted JPS6079847A (ja) | 1983-10-07 | 1983-10-07 | 通信制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6079847A (cs) |
-
1983
- 1983-10-07 JP JP58186790A patent/JPS6079847A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6079847A (ja) | 1985-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900004006B1 (ko) | 마이크로 프로세서 시스템 | |
| US5608881A (en) | Microcomputer system for accessing hierarchical buses | |
| US4181934A (en) | Microprocessor architecture with integrated interrupts and cycle steals prioritized channel | |
| US5732250A (en) | Multi-function microprocessor wait state mechanism using external control line | |
| US4949241A (en) | Microcomputer system including a master processor and a slave processor synchronized by three control lines | |
| US5041962A (en) | Computer system with means for regulating effective processing rates | |
| JPH06149545A (ja) | Cpuと乗算器とを有する半導体集積回路 | |
| JPH0543151B2 (cs) | ||
| US6085261A (en) | Method and apparatus for burst protocol in a data processing system | |
| JPH07104830B2 (ja) | コンピュータ・システム及びコンピュータ・システムを作動させる方法 | |
| US5742842A (en) | Data processing apparatus for executing a vector operation under control of a master processor | |
| JP4642531B2 (ja) | データ要求のアービトレーション | |
| KR910001708B1 (ko) | 중앙처리장치 | |
| JPH0210626B2 (cs) | ||
| US5561818A (en) | Microprocessor and data processing system for data transfer using a register file | |
| JPH051504B2 (cs) | ||
| JPH03271829A (ja) | 情報処理装置 | |
| JPS5856277A (ja) | 情報処理装置ならびに方法 | |
| JPS6019816B2 (ja) | マイクロプログラム制御アダプタ | |
| JPS6146552A (ja) | 情報処理装置 | |
| JPH03136136A (ja) | 命令実行時刻制御方式 | |
| JPS59189435A (ja) | デ−タ転送制御装置 | |
| JPS6229813B2 (cs) | ||
| JPS61161560A (ja) | メモリ装置 | |
| JPH05242008A (ja) | データ処理装置 |