JPS6229813B2 - - Google Patents
Info
- Publication number
- JPS6229813B2 JPS6229813B2 JP6319380A JP6319380A JPS6229813B2 JP S6229813 B2 JPS6229813 B2 JP S6229813B2 JP 6319380 A JP6319380 A JP 6319380A JP 6319380 A JP6319380 A JP 6319380A JP S6229813 B2 JPS6229813 B2 JP S6229813B2
- Authority
- JP
- Japan
- Prior art keywords
- state
- address
- control
- microinstruction
- routine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6319380A JPS56159739A (en) | 1980-05-13 | 1980-05-13 | Programable sequence controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6319380A JPS56159739A (en) | 1980-05-13 | 1980-05-13 | Programable sequence controller |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56159739A JPS56159739A (en) | 1981-12-09 |
| JPS6229813B2 true JPS6229813B2 (cs) | 1987-06-29 |
Family
ID=13222138
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6319380A Granted JPS56159739A (en) | 1980-05-13 | 1980-05-13 | Programable sequence controller |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56159739A (cs) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59112345A (ja) * | 1982-12-20 | 1984-06-28 | Fujitsu Ltd | 情報処理装置 |
| JPH0619742B2 (ja) * | 1986-07-07 | 1994-03-16 | 松下電送株式会社 | プロトコル実行装置 |
-
1980
- 1980-05-13 JP JP6319380A patent/JPS56159739A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56159739A (en) | 1981-12-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5608881A (en) | Microcomputer system for accessing hierarchical buses | |
| US4878174A (en) | Flexible ASIC microcomputer permitting the modular modification of dedicated functions and macroinstructions | |
| US4631659A (en) | Memory interface with automatic delay state | |
| JP4226085B2 (ja) | マイクロプロセッサ及びマルチプロセッサシステム | |
| US5155819A (en) | Flexible ASIC microcomputer permitting the modular modification of dedicated functions and macroinstructions | |
| US5526500A (en) | System for operand bypassing to allow a one and one-half cycle cache memory access time for sequential load and branch instructions | |
| KR100321745B1 (ko) | 외부메모리액세스를위한마이크로컨트롤러유닛 | |
| JPS63228225A (ja) | ディジタルコンピュータシステム | |
| JP2680828B2 (ja) | ディジタル装置 | |
| JPS6229813B2 (cs) | ||
| US5410718A (en) | Single-chip microcomputer having a memory including a one-bit memory element which has 3 inputs and a selector for selecting one of the inputs | |
| JPH03271829A (ja) | 情報処理装置 | |
| GB2412767A (en) | Processor with at least two buses between a read/write port and an associated memory with at least two portions | |
| JPS6032220B2 (ja) | 情報処理装置 | |
| JP3323341B2 (ja) | エミュレーション用プロセッサおよびそれを搭載したエミュレータ | |
| JPH0814791B2 (ja) | 処理システム | |
| JPS62245439A (ja) | シンボリツク処理システムおよび方法 | |
| EP0057313A2 (en) | Multi-phase subroutine control circuitry | |
| JP2933569B2 (ja) | 中央演算処理装置 | |
| JPH05257807A (ja) | キャッシュメモリ制御装置 | |
| JPS6014435B2 (ja) | 記憶装置 | |
| JPS6398735A (ja) | マイクロ制御装置 | |
| JPS6031646A (ja) | デ−タ処理装置 | |
| JPS60193046A (ja) | 命令例外検出方式 | |
| JPS6218934B2 (cs) |