JPH0157533B2 - - Google Patents
Info
- Publication number
- JPH0157533B2 JPH0157533B2 JP56101125A JP10112581A JPH0157533B2 JP H0157533 B2 JPH0157533 B2 JP H0157533B2 JP 56101125 A JP56101125 A JP 56101125A JP 10112581 A JP10112581 A JP 10112581A JP H0157533 B2 JPH0157533 B2 JP H0157533B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- substrate
- transistor
- negative direction
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is DC
- G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/205—Substrate bias-voltage generators
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dc-Dc Converters (AREA)
- Logic Circuits (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56101125A JPS583328A (ja) | 1981-06-29 | 1981-06-29 | 基板電圧発生回路 |
| EP82303325A EP0068842B1 (en) | 1981-06-29 | 1982-06-25 | Circuit for generating a substrate bias voltage |
| US06/392,076 US4454571A (en) | 1981-06-29 | 1982-06-25 | Circuit for generating a substrate bias voltage |
| DE8282303325T DE3273853D1 (en) | 1981-06-29 | 1982-06-25 | Circuit for generating a substrate bias voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56101125A JPS583328A (ja) | 1981-06-29 | 1981-06-29 | 基板電圧発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS583328A JPS583328A (ja) | 1983-01-10 |
| JPH0157533B2 true JPH0157533B2 (OSRAM) | 1989-12-06 |
Family
ID=14292349
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56101125A Granted JPS583328A (ja) | 1981-06-29 | 1981-06-29 | 基板電圧発生回路 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4454571A (OSRAM) |
| EP (1) | EP0068842B1 (OSRAM) |
| JP (1) | JPS583328A (OSRAM) |
| DE (1) | DE3273853D1 (OSRAM) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4581546A (en) * | 1983-11-02 | 1986-04-08 | Inmos Corporation | CMOS substrate bias generator having only P channel transistors in the charge pump |
| US4571505A (en) * | 1983-11-16 | 1986-02-18 | Inmos Corporation | Method and apparatus of reducing latch-up susceptibility in CMOS integrated circuits |
| NL8402764A (nl) * | 1984-09-11 | 1986-04-01 | Philips Nv | Schakeling voor het opwekken van een substraatvoorspanning. |
| US4704547A (en) * | 1984-12-10 | 1987-11-03 | American Telephone And Telegraph Company, At&T Bell Laboratories | IGFET gating circuit having reduced electric field degradation |
| US4628214A (en) * | 1985-05-22 | 1986-12-09 | Sgs Semiconductor Corporation | Back bias generator |
| JPS62159917A (ja) * | 1986-01-08 | 1987-07-15 | Toshiba Corp | 集積回路におけるインバ−タ回路 |
| JP3556679B2 (ja) | 1992-05-29 | 2004-08-18 | 株式会社半導体エネルギー研究所 | 電気光学装置 |
| JP2738335B2 (ja) * | 1995-04-20 | 1998-04-08 | 日本電気株式会社 | 昇圧回路 |
| US5880593A (en) * | 1995-08-30 | 1999-03-09 | Micron Technology, Inc. | On-chip substrate regulator test mode |
| JPH09293789A (ja) * | 1996-04-24 | 1997-11-11 | Mitsubishi Electric Corp | 半導体集積回路 |
| US6275395B1 (en) * | 2000-12-21 | 2001-08-14 | Micrel, Incorporated | Accelerated turn-off of MOS transistors by bootstrapping |
| US6510062B2 (en) * | 2001-06-25 | 2003-01-21 | Switch Power, Inc. | Method and circuit to bias output-side width modulation control in an isolating voltage converter system |
| US20050077950A1 (en) * | 2003-10-14 | 2005-04-14 | Robinson Curtis B. | Negative charge pump |
| JP2005151777A (ja) * | 2003-11-19 | 2005-06-09 | Sanyo Electric Co Ltd | チャージポンプ回路およびアンプ |
| US9819260B2 (en) * | 2015-01-15 | 2017-11-14 | Nxp B.V. | Integrated circuit charge pump with failure protection |
| JP6658112B2 (ja) * | 2016-03-04 | 2020-03-04 | セイコーエプソン株式会社 | 温度補償機能付き時計 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS574182B2 (OSRAM) * | 1974-02-14 | 1982-01-25 | ||
| CH1057575A4 (OSRAM) * | 1975-08-14 | 1977-03-15 | ||
| US4045719A (en) * | 1976-06-14 | 1977-08-30 | Rca Corporation | Regulated voltage source |
| US4115710A (en) * | 1976-12-27 | 1978-09-19 | Texas Instruments Incorporated | Substrate bias for MOS integrated circuit |
| US4142114A (en) * | 1977-07-18 | 1979-02-27 | Mostek Corporation | Integrated circuit with threshold regulation |
| JPS5632758A (en) * | 1979-08-27 | 1981-04-02 | Fujitsu Ltd | Substrate bias generating circuit |
-
1981
- 1981-06-29 JP JP56101125A patent/JPS583328A/ja active Granted
-
1982
- 1982-06-25 US US06/392,076 patent/US4454571A/en not_active Expired - Lifetime
- 1982-06-25 EP EP82303325A patent/EP0068842B1/en not_active Expired
- 1982-06-25 DE DE8282303325T patent/DE3273853D1/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0068842A1 (en) | 1983-01-05 |
| DE3273853D1 (en) | 1986-11-20 |
| EP0068842B1 (en) | 1986-10-15 |
| US4454571A (en) | 1984-06-12 |
| JPS583328A (ja) | 1983-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4791321A (en) | CMOS output circuit device | |
| US7408228B2 (en) | Semiconductor device capable of avoiding latchup breakdown resulting from negative variation of floating offset voltage | |
| US4390798A (en) | Bias-voltage generator | |
| KR940001251B1 (ko) | 전압 제어회로 | |
| JPH0157533B2 (OSRAM) | ||
| JPH0468861B2 (OSRAM) | ||
| JPH0412649B2 (OSRAM) | ||
| US4806798A (en) | Output circuit having a broad dynamic range | |
| TW361010B (en) | Semiconductor device | |
| US6380792B1 (en) | Semiconductor integrated circuit | |
| KR100207886B1 (ko) | 입력신호의 레벨을 변환하는 레벨변환회로, 내부전위를 발생하는 내부전위 발생회로, 내부전위를 발생하는 내부전위 발생유닛, 신뢰성이 높은 반도체장치 및 고내압의 트랜지스터 제조방법 | |
| JPS6331942B2 (OSRAM) | ||
| KR930015346A (ko) | 양극성 상보적 금속 산화 반도체(bicmos)출력 버퍼 노이즈 감소 회로 | |
| JP2787918B2 (ja) | 半導体集積回路装置 | |
| US20220393678A1 (en) | Driving circuit for driving chip | |
| JPH09307420A (ja) | 出力バッファ | |
| JP2672023B2 (ja) | 基板電圧発生回路 | |
| JP4658360B2 (ja) | 出力バッファ | |
| JP2694808B2 (ja) | ソリッドステートリレー | |
| JPH0753308Y2 (ja) | イニシャルクリア回路 | |
| JPS61270917A (ja) | 半導体集積回路装置 | |
| JP2728031B2 (ja) | バイポーラcmis型論理回路 | |
| JP3144825B2 (ja) | 出力バッファ回路 | |
| JPS6276923A (ja) | 出力回路 | |
| JPS595659A (ja) | 相補型mis集積回路 |