JPH0142017B2 - - Google Patents

Info

Publication number
JPH0142017B2
JPH0142017B2 JP21679284A JP21679284A JPH0142017B2 JP H0142017 B2 JPH0142017 B2 JP H0142017B2 JP 21679284 A JP21679284 A JP 21679284A JP 21679284 A JP21679284 A JP 21679284A JP H0142017 B2 JPH0142017 B2 JP H0142017B2
Authority
JP
Japan
Prior art keywords
processor
bus
signal
control unit
contention
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP21679284A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6195469A (ja
Inventor
Takumi Kishino
Shigeru Hashimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21679284A priority Critical patent/JPS6195469A/ja
Publication of JPS6195469A publication Critical patent/JPS6195469A/ja
Publication of JPH0142017B2 publication Critical patent/JPH0142017B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
JP21679284A 1984-10-16 1984-10-16 マルチプロセツサの競合制御方式 Granted JPS6195469A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21679284A JPS6195469A (ja) 1984-10-16 1984-10-16 マルチプロセツサの競合制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21679284A JPS6195469A (ja) 1984-10-16 1984-10-16 マルチプロセツサの競合制御方式

Publications (2)

Publication Number Publication Date
JPS6195469A JPS6195469A (ja) 1986-05-14
JPH0142017B2 true JPH0142017B2 (en, 2012) 1989-09-08

Family

ID=16693944

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21679284A Granted JPS6195469A (ja) 1984-10-16 1984-10-16 マルチプロセツサの競合制御方式

Country Status (1)

Country Link
JP (1) JPS6195469A (en, 2012)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02170256A (ja) * 1988-12-23 1990-07-02 Ricoh Co Ltd バス制御方法および装置
DE102004024849B4 (de) * 2003-05-23 2008-11-27 Samsung Electronics Co., Ltd. Arbitrierungseinheit, zugehöriges Bussystem und Arbitrierungsverfahren

Also Published As

Publication number Publication date
JPS6195469A (ja) 1986-05-14

Similar Documents

Publication Publication Date Title
US4602327A (en) Bus master capable of relinquishing bus on request and retrying bus cycle
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
US6219747B1 (en) Methods and apparatus for variable length SDRAM transfers
JPS6134182B2 (en, 2012)
KR101022473B1 (ko) 다층 버스 시스템에서의 메모리 뱅크 인터리빙 방법 및장치
JPS6234252A (ja) マイクロプロセツサとメモリとの間のデ−タ転送方法及び該方法を実施するための装置
US6775718B2 (en) DMA control system enabling flyby transfer to synchronous memory
JPH0793274A (ja) データ転送方式及びデータ転送装置
JPH0142017B2 (en, 2012)
JP2624388B2 (ja) Ｄｍａ装置
JPH0343804A (ja) シーケンス制御装置
JPH1091568A (ja) データ処理システムにおいてチップ選択可能な装置をアクセスする方法および装置
JPH05282246A (ja) マイクロコンピュータ
JPS6059462A (ja) 双方向デ−タ・バスのパイプライン・アクセス・メモリ
JPH09198298A (ja) メモリ制御装置
JPS61183764A (ja) ダイレクトメモリアクセス制御方式
JPH09259074A (ja) メモリーアクセス回路
JPH03250488A (ja) メモリバス制御方法
JPS6155776A (ja) マルチプロセツサ制御方式
JPS599744A (ja) 高速ｄｍａ転送起動回路
JPS61275954A (ja) データ処理装置
JPS6355656A (ja) バス制御回路
JPS6341973A (ja) マルチプロセツサシステム
JPH0668020A (ja) メモリ制御装置
JPH0329045A (ja) バス制御装置