JPH0138913Y2 - - Google Patents

Info

Publication number
JPH0138913Y2
JPH0138913Y2 JP1982063560U JP6356082U JPH0138913Y2 JP H0138913 Y2 JPH0138913 Y2 JP H0138913Y2 JP 1982063560 U JP1982063560 U JP 1982063560U JP 6356082 U JP6356082 U JP 6356082U JP H0138913 Y2 JPH0138913 Y2 JP H0138913Y2
Authority
JP
Japan
Prior art keywords
external
connection
terminal
terminals
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1982063560U
Other languages
English (en)
Japanese (ja)
Other versions
JPS58166052U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1982063560U priority Critical patent/JPS58166052U/ja
Publication of JPS58166052U publication Critical patent/JPS58166052U/ja
Application granted granted Critical
Publication of JPH0138913Y2 publication Critical patent/JPH0138913Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP1982063560U 1982-04-30 1982-04-30 集積回路装置 Granted JPS58166052U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982063560U JPS58166052U (ja) 1982-04-30 1982-04-30 集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982063560U JPS58166052U (ja) 1982-04-30 1982-04-30 集積回路装置

Publications (2)

Publication Number Publication Date
JPS58166052U JPS58166052U (ja) 1983-11-05
JPH0138913Y2 true JPH0138913Y2 (enrdf_load_stackoverflow) 1989-11-21

Family

ID=30073660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982063560U Granted JPS58166052U (ja) 1982-04-30 1982-04-30 集積回路装置

Country Status (1)

Country Link
JP (1) JPS58166052U (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4977854U (enrdf_load_stackoverflow) * 1972-10-20 1974-07-05

Also Published As

Publication number Publication date
JPS58166052U (ja) 1983-11-05

Similar Documents

Publication Publication Date Title
US5612657A (en) Inherently impedance matched integrated circuit socket
US20090152694A1 (en) Electronic device
JPS6290953A (ja) 樹脂封止型半導体装置
US7675165B2 (en) Mount for a programmable electronic processing device
JP2560805B2 (ja) 半導体装置
JPH05299456A (ja) 樹脂封止型半導体装置
JPH0138913Y2 (enrdf_load_stackoverflow)
EP0465253A2 (en) Integrated circuit and lead frame assembly
EP1118121B1 (en) Semiconductor device arrangement having configuration via adjacent bond pad coding
EP0292059B1 (en) Modular resin-encapsulated multi-chip circuit package and its manufacturing method
JPH0542823B2 (enrdf_load_stackoverflow)
JP2541532B2 (ja) 半導体モジュ―ル
JPH05211280A (ja) 混成集積回路装置
JPS5928359A (ja) 集積回路装置の製造方法
JPH01154533A (ja) 半導体集積回路装置
JPH04152567A (ja) マスタスライスｌｓｉ
JPH02102568A (ja) 半導体集積回路装置
JPH0536774A (ja) マスタスライス型半導体集積回路装置
JPS61248453A (ja) セラミツク基板および半導体装置の製造方法
JPH0119400Y2 (enrdf_load_stackoverflow)
KR940008644Y1 (ko) 시스템 보드 레벨 패키지
JPH11111910A (ja) マルチチップマウント半導体装置及びその製造方法
JPH0297049A (ja) 集積回路用パッケージ装置
JPS6050347B2 (ja) シングルインライン半導体装置用リ−ドフレ−ム
US6159774A (en) Multi-layer interconnection layout between a chip core and peripheral devices