JPS58166052U - 集積回路装置 - Google Patents
集積回路装置Info
- Publication number
- JPS58166052U JPS58166052U JP1982063560U JP6356082U JPS58166052U JP S58166052 U JPS58166052 U JP S58166052U JP 1982063560 U JP1982063560 U JP 1982063560U JP 6356082 U JP6356082 U JP 6356082U JP S58166052 U JPS58166052 U JP S58166052U
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- circuit device
- region
- circuit chip
- utility
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
第1図は従来から用いられている集積回路チップと外部
端子の接続方法の一例を示す図、第2図は本考案による
集積回路チップと外部端子の接続方法の一例を示す図、
である。 なお図において、1.10・・・・・・集積回路チップ
、2.20・・・・・・接続部、3,30・・・・・・
外部基板、4゜40・・・・・・接続端子、である。
端子の接続方法の一例を示す図、第2図は本考案による
集積回路チップと外部端子の接続方法の一例を示す図、
である。 なお図において、1.10・・・・・・集積回路チップ
、2.20・・・・・・接続部、3,30・・・・・・
外部基板、4゜40・・・・・・接続端子、である。
Claims (1)
- 半導体集積回路のチップに内部素子とは電気的に接続さ
れていない外部接続用領域を設け、該領域と外部端子を
接続したことを特徴とする集積回′ 路装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982063560U JPS58166052U (ja) | 1982-04-30 | 1982-04-30 | 集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982063560U JPS58166052U (ja) | 1982-04-30 | 1982-04-30 | 集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58166052U true JPS58166052U (ja) | 1983-11-05 |
JPH0138913Y2 JPH0138913Y2 (ja) | 1989-11-21 |
Family
ID=30073660
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1982063560U Granted JPS58166052U (ja) | 1982-04-30 | 1982-04-30 | 集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58166052U (ja) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4977854U (ja) * | 1972-10-20 | 1974-07-05 |
-
1982
- 1982-04-30 JP JP1982063560U patent/JPS58166052U/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4977854U (ja) * | 1972-10-20 | 1974-07-05 |
Also Published As
Publication number | Publication date |
---|---|
JPH0138913Y2 (ja) | 1989-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS58166052U (ja) | 集積回路装置 | |
JPS6027441U (ja) | 混成集積回路装置 | |
JPS5832656U (ja) | 集積回路装置 | |
JPS5883150U (ja) | 半導体集積回路装置 | |
JPS58109254U (ja) | フエ−スダウン接続形チツプ用チツプキヤリヤ− | |
JPS5966163U (ja) | 振動モジユ−ル | |
JPS5970347U (ja) | 集積回路装置 | |
JPS6049693U (ja) | 厚膜回路基板 | |
JPS58159756U (ja) | 集積回路装置 | |
JPS60125742U (ja) | 混成集積回路用リ−ドフレ−ム | |
JPS59111052U (ja) | 混成集積回路装置 | |
JPS5896276U (ja) | 集積回路用測定治具 | |
JPS58133837U (ja) | 半導体装置 | |
JPS606229U (ja) | 半導体集積回路のパツケ−ジ | |
JPS58191637U (ja) | 半導体装置用内部接続端子 | |
JPS6090845U (ja) | 半導体装置 | |
JPS6020151U (ja) | 半導体集積回路 | |
JPS60149143U (ja) | 混成集積回路用基板 | |
JPS59154788U (ja) | 集積回路用ソケツト | |
JPS605170U (ja) | 半導体素子用プリント基板 | |
JPS59177984U (ja) | 電子機器における端子固定構造 | |
JPS58123527U (ja) | 電子部品の接続構造 | |
JPS6033458U (ja) | 半導体装置 | |
JPS6054390U (ja) | 混成集積回路装置 | |
JPS59108321U (ja) | 発振回路装置 |