JPH0136137B2 - - Google Patents
Info
- Publication number
- JPH0136137B2 JPH0136137B2 JP58004764A JP476483A JPH0136137B2 JP H0136137 B2 JPH0136137 B2 JP H0136137B2 JP 58004764 A JP58004764 A JP 58004764A JP 476483 A JP476483 A JP 476483A JP H0136137 B2 JPH0136137 B2 JP H0136137B2
- Authority
- JP
- Japan
- Prior art keywords
- error
- register
- data
- address
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
 
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
 
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP58004764A JPS59129995A (ja) | 1983-01-14 | 1983-01-14 | 記憶装置 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP58004764A JPS59129995A (ja) | 1983-01-14 | 1983-01-14 | 記憶装置 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS59129995A JPS59129995A (ja) | 1984-07-26 | 
| JPH0136137B2 true JPH0136137B2 (OSRAM) | 1989-07-28 | 
Family
ID=11592936
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP58004764A Granted JPS59129995A (ja) | 1983-01-14 | 1983-01-14 | 記憶装置 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS59129995A (OSRAM) | 
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS62251949A (ja) * | 1986-04-25 | 1987-11-02 | Mitsubishi Electric Corp | 記憶装置の誤り訂正方法 | 
| US9110829B2 (en) * | 2012-11-30 | 2015-08-18 | Taiwan Semiconductor Manufacturing Co. Ltd. | MRAM smart bit write algorithm with error correction parity bits | 
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS56168266A (en) * | 1980-05-28 | 1981-12-24 | Fujitsu Ltd | Processing system for error of memory for control | 
| JPS5771032A (en) * | 1980-10-22 | 1982-05-01 | Nec Corp | Priority controlling circuit | 
- 
        1983
        - 1983-01-14 JP JP58004764A patent/JPS59129995A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS59129995A (ja) | 1984-07-26 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| US4409654A (en) | Data processor adapted for interruption to an instruction stream | |
| US4446517A (en) | Microprogram memory with page addressing and address decode in memory | |
| EP0125855A2 (en) | Buffer-storage control system | |
| JPH0460720A (ja) | 条件分岐命令制御方式 | |
| JPH0136137B2 (OSRAM) | ||
| US4171765A (en) | Error detection system | |
| EP0113982A2 (en) | A data processing system | |
| JPH0746323B2 (ja) | 部分書込みアクセスを圧縮する主記憶装置 | |
| JPS60214043A (ja) | パイプライン制御回路 | |
| JPS58213349A (ja) | 情報処理装置 | |
| JPH04162161A (ja) | 記憶制御装置 | |
| EP0305530A1 (en) | High-speed floating point arithmetic unit | |
| JPH0533252U (ja) | メモリ制御装置 | |
| JPH04181331A (ja) | 命令リトライ方式 | |
| JPH0823849B2 (ja) | メモリ読出レジスタ制御装置 | |
| JPH0135369B2 (OSRAM) | ||
| JPH0520215A (ja) | 情報処理装置 | |
| JPH04255032A (ja) | 制御記憶装置のエラー訂正方式 | |
| JPS63276126A (ja) | 命令デコ−ド回路 | |
| JPH05120155A (ja) | マイクロプログラム制御装置 | |
| JPS5936853A (ja) | 演算処理装置 | |
| JPS6143343A (ja) | マイクロプログラム制御装置 | |
| JPS6340939A (ja) | 制御記憶のエラ−修正制御方式 | |
| JPH0332823B2 (OSRAM) | ||
| JPS60238933A (ja) | 制御記憶装置のエラ−処理方式 |